1
0
mirror of https://git.FreeBSD.org/ports.git synced 2024-12-13 03:03:15 +00:00
freebsd-ports/cad/iverilog
Michael C . Wu 74d5524ae6 Update to 0.6 after my long absence
PR:		35317
Submitted by:	Joachim Strömbergson <watchman@ludd.luth.se>
2002-03-04 00:46:10 +00:00
..
distinfo Update to 0.6 after my long absence 2002-03-04 00:46:10 +00:00
Makefile Update to 0.6 after my long absence 2002-03-04 00:46:10 +00:00
pkg-comment add iverilog, a Verilog simulation and synthesis tool 2001-02-13 11:02:15 +00:00
pkg-descr add iverilog, a Verilog simulation and synthesis tool 2001-02-13 11:02:15 +00:00
pkg-plist add iverilog, a Verilog simulation and synthesis tool 2001-02-13 11:02:15 +00:00