mirror of
https://git.FreeBSD.org/ports.git
synced 2024-12-14 03:10:47 +00:00
74f0872c5b
A project organizer for VHDL and Verilog RTL hardware designs
2 lines
62 B
Plaintext
2 lines
62 B
Plaintext
A project organizer for VHDL and Verilog RTL hardware designs
|