mirror of
https://git.savannah.gnu.org/git/emacs.git
synced 2024-12-20 10:23:57 +00:00
1dd4b00465
Add optional regular expression to AUTOINOUTMODULE. (verilog-inject-auto, verilog-auto-arg, verilog-auto-inst) (verilog-auto-inst-param, verilog-auto-reg) (verilog-auto-reg-input, verilog-auto-wire, verilog-auto-output) (verilog-auto-output-every, verilog-auto-input) (verilog-auto-inout, verilog-auto-sense, verilog-auto-tieoff) (verilog-auto-unused, verilog-auto): Update documentation to use more obvious instance module names versus cell names. |
||
---|---|---|
.. | ||
.gitignore | ||
ada-mode.el | ||
ada-prj.el | ||
ada-stmt.el | ||
ada-xref.el | ||
antlr-mode.el | ||
asm-mode.el | ||
autoconf.el | ||
cap-words.el | ||
cc-align.el | ||
cc-awk.el | ||
cc-bytecomp.el | ||
cc-cmds.el | ||
cc-compat.el | ||
cc-defs.el | ||
cc-engine.el | ||
cc-fonts.el | ||
cc-langs.el | ||
cc-menus.el | ||
cc-mode.el | ||
cc-styles.el | ||
cc-subword.el | ||
cc-vars.el | ||
cfengine.el | ||
cmacexp.el | ||
compile.el | ||
cperl-mode.el | ||
cpp.el | ||
cwarn.el | ||
dcl-mode.el | ||
delphi.el | ||
ebnf2ps.el | ||
ebnf-abn.el | ||
ebnf-bnf.el | ||
ebnf-dtd.el | ||
ebnf-ebx.el | ||
ebnf-iso.el | ||
ebnf-otz.el | ||
ebnf-yac.el | ||
ebrowse.el | ||
etags.el | ||
executable.el | ||
f90.el | ||
flymake.el | ||
fortran.el | ||
gdb-ui.el | ||
glasses.el | ||
grep.el | ||
gud.el | ||
hideif.el | ||
hideshow.el | ||
icon.el | ||
idlw-complete-structtag.el | ||
idlw-help.el | ||
idlw-shell.el | ||
idlw-toolbar.el | ||
idlwave.el | ||
inf-lisp.el | ||
ld-script.el | ||
m4-mode.el | ||
make-mode.el | ||
mantemp.el | ||
meta-mode.el | ||
mixal-mode.el | ||
modula2.el | ||
octave-hlp.el | ||
octave-inf.el | ||
octave-mod.el | ||
pascal.el | ||
perl-mode.el | ||
prolog.el | ||
ps-mode.el | ||
python.el | ||
scheme.el | ||
sh-script.el | ||
simula.el | ||
sql.el | ||
sym-comp.el | ||
tcl.el | ||
vera-mode.el | ||
verilog-mode.el | ||
vhdl-mode.el | ||
which-func.el | ||
xscheme.el |