mirror of
https://git.FreeBSD.org/ports.git
synced 2024-12-24 04:33:24 +00:00
- Update to version 20040220
PR: ports/64432 Submitted by: maintainer
This commit is contained in:
parent
f1f3aad0f7
commit
a0d455de93
Notes:
svn2git
2021-03-31 03:12:20 +00:00
svn path=/head/; revision=104546
@ -7,11 +7,10 @@
|
||||
#
|
||||
|
||||
PORTNAME= iverilog
|
||||
PORTVERSION= 0.7.20031202
|
||||
PORTREVISION= 1
|
||||
PORTVERSION= 0.7.20040220
|
||||
CATEGORIES= cad
|
||||
MASTER_SITES= ftp://icarus.com/pub/eda/verilog/snapshots/
|
||||
DISTNAME= verilog-20031202
|
||||
DISTNAME= verilog-20040220
|
||||
|
||||
MAINTAINER= watchman@ludd.luth.se
|
||||
COMMENT= A Verilog simulation and synthesis tool
|
||||
|
@ -1 +1,2 @@
|
||||
MD5 (verilog-20031202.tar.gz) = 14401d3da60ee3da3043523684fbb442
|
||||
MD5 (verilog-20040220.tar.gz) = 208d579866e9904a385296220104dcb2
|
||||
SIZE (verilog-20040220.tar.gz) = 1354505
|
||||
|
Loading…
Reference in New Issue
Block a user