mirror/freebsd-ports
1
0
Fork 0
mirror of https://git.FreeBSD.org/ports.git synced 2024-12-25 04:43:33 +00:00
Code Issues Releases Activity

math/viennacl: back to the pool.

Browse Source 
This doesn't seem to require much maintainance.
Clean whitespaces while here.

Approved by:	thierry (mentor, implicit)
This commit is contained in:
Pedro F. Giffuni 2022-02-20 15:51:11 -05:00
parent 6fbabf03f8
commit b8d7249f6d
2 changed files with 6 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
math/viennacl/Makefile
View File

@ -7,7 +7,7 @@ CATEGORIES= math
MASTER_SITES= SF/${PORTNAME}/1.7.x/
DISTNAME= ViennaCL-${PORTVERSION}
MAINTAINER= pfg@FreeBSD.org
MAINTAINER= ports@FreeBSD.org
COMMENT= Linear algebra and solver library using CUDA, OpenCL, and OpenMP
LICENSE= MIT

10
math/viennacl/pkg-descr
View File

@ -1,14 +1,14 @@
ViennaCL is a free open-source linear algebra library for computations on
many-core architectures (GPUs, MIC) and multi-core CPUs. The library is
written in C++ and supports CUDA, OpenCL, and OpenMP (including switches
ViennaCL is a free open-source linear algebra library for computations on
many-core architectures (GPUs, MIC) and multi-core CPUs. The library is
written in C++ and supports CUDA, OpenCL, and OpenMP (including switches
at runtime).
The highlights of the latest 1.7.x release family are:
* Fast sparse matrix-matrix multiplications, outperforming CUBLAS and MKL.
* Fine-grained parallel algebraic multigrid preconditioners for CPUs, Xeon
* Fine-grained parallel algebraic multigrid preconditioners for CPUs, Xeon
Phis, and GPUs.
* Fine-grained parallel incomplete LU factorization preconditioners for
* Fine-grained parallel incomplete LU factorization preconditioners for
CPUs, Xeon Phis, and GPUs.
WWW: http://viennacl.sourceforge.net/