1
0
mirror of https://git.FreeBSD.org/ports.git synced 2024-12-26 05:02:18 +00:00
Commit Graph

1 Commits

Author SHA1 Message Date
Alejandro Pulver
1c4c351b41 The goals of the FreeHDL project are to develop a VHDL simulator that has
a graphical waveform viewer and a source level debugger. It also aims at
VHDL-93 compliancy. The project is at a very early development stage.

WWW: http://www.freehdl.seul.org/

PR:		ports/104634
Submitted by:	lon_kamikaze at gmx.de
2006-11-05 20:51:06 +00:00