This website requires JavaScript.
Explore
Help
Sign In
mirror
/
freebsd-ports
Watch
1
Star
0
Fork
0
You've already forked freebsd-ports
mirror of
https://git.FreeBSD.org/ports.git
synced
2024-11-25 00:51:21 +00:00
Code
Issues
Releases
Activity
073f3229f6
freebsd-ports
/
cad
History
Adam Weinberger
a84c115a09
Convert a bunch of EXTRACT_SUFX=... into USES=tar:...
...
Approved by: portmgr (not really, but touches unstaged ports)
2014-07-29 19:11:51 +00:00
..
admesh
adms
alliance
Rename all patches that contain '::' as a path separator, and use
2014-07-29 17:12:47 +00:00
astk-client
astk-serveur
atlc
basicdsp
Convert a bunch of EXTRACT_SUFX=... into USES=tar:...
2014-07-29 19:11:51 +00:00
brickutils
brlcad
calculix
cascade
chipvault
cider
dinotrace
Convert a bunch of EXTRACT_SUFX=... into USES=tar:...
2014-07-29 19:11:51 +00:00
dxf2fig
electric
electric-ng
feappv
fidocadj
findhier
freehdl
gdsreader
gdt
geda
geda-docs
geda-examples
geda-gattrib
geda-gschem
geda-netlist
geda-symbols
geda-symcheck
geda-utils
gerbv
gmsh
Convert a bunch of EXTRACT_SUFX=... into USES=tar:...
2014-07-29 19:11:51 +00:00
gmsh-occ
gnucap
gplcver
gspiceui
gtkwave
impact
irsim
iverilog
jspice3
kicad
kicad-devel
klayout
layouteditor
ldraw
leocad
libgeda
librecad
linux-eagle5
logisim
magic
Convert a bunch of EXTRACT_SUFX=... into USES=tar:...
2014-07-29 19:11:51 +00:00
meshdev
meshlab
netgen
- Link with multimedia/ffmpeg0 instead of multimedia/ffmpeg (only applies when
2014-07-25 04:51:29 +00:00
ngspice_rework
opencascade
Convert a bunch of EXTRACT_SUFX=... into USES=tar:...
2014-07-29 19:11:51 +00:00
openscad
cad/openscad:
2014-07-27 18:23:54 +00:00
openvsp
p5-GDS2
p5-Verilog-Perl
pcb
pdnmesh
pythoncad
qcad
qcad-partslib
qelectrotech
qfsm
qmls
repsnapper
sceptre
scotch
scv
slffea
spice
sweethome3d
systemc
cad/systemc: match RESTRICTED text with /usr/ports/LEGAL
2014-07-28 07:31:49 +00:00
tochnog
transcalc
varkon
verilog-mode.el
xcircuit
Convert a bunch of EXTRACT_SUFX=... into USES=tar:...
2014-07-29 19:11:51 +00:00
z88
Makefile