mirror of
https://git.FreeBSD.org/ports.git
synced 2024-10-18 19:49:40 +00:00
6 lines
215 B
Plaintext
6 lines
215 B
Plaintext
Yosys is a framework for Verilog RTL synthesis. It currently has
|
|
extensive Verilog-2005 support and provides a basic set of synthesis
|
|
algorithms for various application domains.
|
|
|
|
WWW: http://www.clifford.at/yosys/
|