files
|
cad/ghdl: Re-add port: GNU VHDL simulator
|
2023-02-23 12:45:51 -08:00 |
distinfo
|
cad/ghdl: Correct DISTVERSION
|
2023-02-23 08:23:12 -08:00 |
Makefile
|
cad/ghdl: Correct DISTVERSION
|
2023-02-23 08:23:12 -08:00 |
pkg-descr
|
cad/ghdl: Re-add port: GNU VHDL simulator
|
2023-02-23 12:45:51 -08:00 |
pkg-plist
|
cad/ghdl: Re-add port: GNU VHDL simulator
|
2023-02-23 12:45:51 -08:00 |