1
0
mirror of https://git.FreeBSD.org/ports.git synced 2025-01-13 07:34:50 +00:00
freebsd-ports/cad
Edwin Groothuis 77b160ed9d [NEW PORT] cad/gplcver: A Verilog HDL simulator
GPL Cver is a full 1995 P1364 Verilog standard HDL simulator.
	It also implements some of the 2001 P1364 standard features
	including all three PLI interfaces (tf_, acc_ and vpi_) as
	defined in the 2001 Language Reference Manual (LRM).

	Verilog is the name for both a language for describing
	electronic hardware called a hardware description language
	(HDL) and the name of the program that simulates HDL circuit
	descriptions to verify that described circuits will function
	correctly when the are constructed. Verilog is used only
	for describing digital logic circuits. Other HDLs such as
	Spice are used for describing analog circuits. There is an
	IEEE standard named P1364 that standardizes the Verilog HDL
	and the behavior of Verilog simulators.  Verilog is officially
	defined in the IEEE P1364 Language Reference Manual (LRM)
	that can be purchased from IEEE. There are many good books
	for learning that teach the Verilog HDL and/or that teach
	digital circuit design using Verilog.

	WWW: http://www.pragmatic-c.com/gpl-cver/

PR:		ports/80968
Submitted by:	Ying-Chieh Liao <ijliao@csie.nctu.edu.tw>
2005-12-29 03:48:58 +00:00
..
admesh - Add SHA256 2005-11-24 00:22:47 +00:00
alliance
astk-client
astk-serveur - Add SHA256 2005-11-24 00:22:47 +00:00
atlc - Add SHA256 2005-11-24 00:22:47 +00:00
brlcad - Update to 7.6.4 2005-11-28 18:27:53 +00:00
calculix update to 1.4 2005-11-19 23:36:03 +00:00
cascade - Add SHA256 2005-11-24 00:22:47 +00:00
chipmunk - Add SHA256 2005-11-24 00:22:47 +00:00
chipvault - Add SHA256 2005-11-24 00:22:47 +00:00
cider - Fix fetch 2005-12-12 11:47:15 +00:00
dinotrace
dxf2fig - Add SHA256 2005-11-24 00:22:47 +00:00
electric - Add SHA256 2005-11-24 00:22:47 +00:00
fandango - Add SHA256 2005-11-24 00:22:47 +00:00
geda
geda-gschem
geda-netlist
geda-symbols
geda-symcheck
geda-utils
gerbv - Add SHA256 2005-11-24 00:22:47 +00:00
gmsh Upgrade to 1.61.3. 2005-11-29 21:50:05 +00:00
gnetlist
gnucap - Add SHA256 2005-11-24 00:22:47 +00:00
gplcver [NEW PORT] cad/gplcver: A Verilog HDL simulator 2005-12-29 03:48:58 +00:00
gschem
gtkwave - Remove bzip2 from list of dependencies, 2005-11-30 11:59:12 +00:00
gwave Mass-conversion to the USE_AUTOTOOLS New World Order. The code present 2005-11-15 06:52:12 +00:00
impact - Add SHA256 2005-11-24 00:22:47 +00:00
irsim - Add SHA256 2005-11-24 00:22:47 +00:00
iverilog Update to 0.8.1 2005-11-09 21:36:06 +00:00
kicad Upgrade to 2005-12-22. 2005-12-25 18:08:35 +00:00
kicad-devel Upgrade to 2005-12-22. 2005-12-25 18:08:35 +00:00
leocad
libgeda Mass-conversion to the USE_AUTOTOOLS New World Order. The code present 2005-11-15 06:52:12 +00:00
linux-eagle
linux-eagle5
linux-gid - Add SHA256 2005-11-24 00:22:47 +00:00
magic - Add SHA256 2005-11-24 00:22:47 +00:00
mars - Add SHA256 2005-11-24 00:22:47 +00:00
netgen - Add SHA256 2005-11-24 00:22:47 +00:00
ngspice_rework - Don't link readline 2005-12-13 12:30:01 +00:00
oregano - Add SHA256 2005-11-24 00:22:47 +00:00
pcb
pdnmesh Mass-conversion to the USE_AUTOTOOLS New World Order. The code present 2005-11-15 06:52:12 +00:00
pythoncad Add file that was missing in the previous commit which read: 2005-12-25 16:42:24 +00:00
qcad exclude library again since it conflicts with qcad-partslib 2005-11-27 09:37:19 +00:00
qcad-partslib fix pkg-plist 2005-11-27 09:37:58 +00:00
qfsm - Add SHA256 2005-11-24 00:22:47 +00:00
qmls - Add SHA256 2005-11-24 00:22:47 +00:00
qucs - Add SHA256 2005-11-24 00:22:47 +00:00
sceptre Update port: cad/sceptre update MASTER_SITE 2005-11-22 07:34:59 +00:00
slffea
spice Simplify build-logic a bit 2005-11-25 13:41:52 +00:00
systemc Add systemc 2.1.v1, a modeling platform for system-level C++ models. 2005-12-18 11:23:43 +00:00
tkgate
tochnog - Add SHA256 2005-11-24 00:22:47 +00:00
transcalc - Add SHA256 2005-11-24 00:22:47 +00:00
varkon - Add SHA256 2005-11-24 00:22:47 +00:00
vipec - Add SHA256 2005-11-24 00:22:47 +00:00
xcircuit - Add SHA256 2005-11-24 00:22:47 +00:00
z88 - Add SHA256 2005-11-24 00:22:47 +00:00
Makefile [NEW PORT] cad/gplcver: A Verilog HDL simulator 2005-12-29 03:48:58 +00:00