mirror of
https://git.FreeBSD.org/ports.git
synced 2024-11-29 01:13:08 +00:00
be8438731c
- emulators/riscv-fesvr, RISC-V Frontend Server - emulators/riscv-isa-sim, Spike, a RISC-V ISA Simulator Original work is done by sbruno Reviewed by: br (earlier version) Differential Revision: https://reviews.freebsd.org/D7527
7 lines
173 B
Plaintext
7 lines
173 B
Plaintext
Spike, a RISC-V ISA Simulator
|
|
|
|
The RISC-V ISA Simulator implements a functional model of one or more RISC-V
|
|
processors.
|
|
|
|
WWW: https://github.com/freebsd-riscv/riscv-isa-sim
|