1
0
mirror of https://git.FreeBSD.org/ports.git synced 2024-12-28 05:29:48 +00:00
freebsd-ports/cad/Makefile
Alejandro Pulver 1c4c351b41 The goals of the FreeHDL project are to develop a VHDL simulator that has
a graphical waveform viewer and a source level debugger. It also aims at
VHDL-93 compliancy. The project is at a very early development stage.

WWW: http://www.freehdl.seul.org/

PR:		ports/104634
Submitted by:	lon_kamikaze at gmx.de
2006-11-05 20:51:06 +00:00

79 lines
1.6 KiB
Makefile

# $FreeBSD$
#
COMMENT = CAD tools
SUBDIR += admesh
SUBDIR += adms
SUBDIR += alliance
SUBDIR += astk-client
SUBDIR += astk-serveur
SUBDIR += atlc
SUBDIR += brlcad
SUBDIR += calculix
SUBDIR += cascade
SUBDIR += chipmunk
SUBDIR += chipvault
SUBDIR += cider
SUBDIR += dinotrace
SUBDIR += dxf2fig
SUBDIR += electric
SUBDIR += electric-ng
SUBDIR += fandango
SUBDIR += feappv
SUBDIR += freehdl
SUBDIR += geda
SUBDIR += geda-docs
SUBDIR += geda-examples
SUBDIR += geda-gattrib
SUBDIR += geda-gschem
SUBDIR += geda-netlist
SUBDIR += geda-projectmanager
SUBDIR += geda-symbols
SUBDIR += geda-symcheck
SUBDIR += geda-utils
SUBDIR += gerbv
SUBDIR += gmsh
SUBDIR += gnucap
SUBDIR += gplcver
SUBDIR += gspiceui
SUBDIR += gtkwave
SUBDIR += gwave
SUBDIR += impact
SUBDIR += irsim
SUBDIR += iverilog
SUBDIR += jspice3
SUBDIR += kicad
SUBDIR += leocad
SUBDIR += libgeda
SUBDIR += linux-eagle
SUBDIR += linux-gid
SUBDIR += magic
SUBDIR += mars
SUBDIR += netgen
SUBDIR += ngspice_rework
SUBDIR += oregano
SUBDIR += pcb
SUBDIR += pdnmesh
SUBDIR += pythoncad
SUBDIR += qcad
SUBDIR += qcad-partslib
SUBDIR += qfsm
SUBDIR += qmls
SUBDIR += qucs
SUBDIR += sceptre
SUBDIR += scotch
SUBDIR += slffea
SUBDIR += spice
SUBDIR += systemc
SUBDIR += tclspice
SUBDIR += tkgate
SUBDIR += tochnog
SUBDIR += transcalc
SUBDIR += varkon
SUBDIR += vipec
SUBDIR += xcircuit
SUBDIR += z88
.include <bsd.port.subdir.mk>