mirror of
https://git.FreeBSD.org/ports.git
synced 2024-11-19 00:13:33 +00:00
fb16dfecae
Commit b7f05445c0 has added WWW entries to port Makefiles based on
WWW: lines in pkg-descr files.
This commit removes the WWW: lines of moved-over URLs from these
pkg-descr files.
Approved by: portmgr (tcberner)
10 lines
652 B
Plaintext
10 lines
652 B
Plaintext
A digital synthesis flow is a set of tools and methods used to turn a circuit
|
|
design written in a high-level behavioral language like verilog or VHDL into a
|
|
physical circuit, which can either be configuration code for an FPGA target like
|
|
a Xilinx or Altera chip, or a layout in a specific fabrication process
|
|
technology, that would become part of a fabricated circuit chip. Several digital
|
|
synthesis flows targeting FPGAs are available, usually from the FPGA
|
|
manufacturers, and while they are typically not open source, they are generally
|
|
distributed for free (presumably on the sensible assumption that more people
|
|
will be buying more FPGA hardware).
|