1
0
mirror of https://git.FreeBSD.org/ports.git synced 2024-11-24 00:45:52 +00:00
freebsd-ports/cad/Makefile
2014-09-01 12:03:09 +00:00

92 lines
2.0 KiB
Makefile

# $FreeBSD$
#
COMMENT = CAD tools
SUBDIR += admesh
SUBDIR += adms
SUBDIR += alliance
SUBDIR += astk-client
SUBDIR += astk-serveur
SUBDIR += atlc
SUBDIR += basicdsp
SUBDIR += brickutils
SUBDIR += brlcad
SUBDIR += calculix
SUBDIR += cascade
SUBDIR += chipvault
SUBDIR += cider
SUBDIR += cura-engine
SUBDIR += dinotrace
SUBDIR += dxf2fig
SUBDIR += electric
SUBDIR += electric-ng
SUBDIR += feappv
SUBDIR += fidocadj
SUBDIR += findhier
SUBDIR += freehdl
SUBDIR += gdsreader
SUBDIR += gdt
SUBDIR += geda
SUBDIR += geda-docs
SUBDIR += geda-examples
SUBDIR += geda-gattrib
SUBDIR += geda-gschem
SUBDIR += geda-netlist
SUBDIR += geda-symbols
SUBDIR += geda-symcheck
SUBDIR += geda-utils
SUBDIR += gerbv
SUBDIR += gmsh
SUBDIR += gmsh-occ
SUBDIR += gnucap
SUBDIR += gplcver
SUBDIR += gspiceui
SUBDIR += gtkwave
SUBDIR += impact
SUBDIR += irsim
SUBDIR += iverilog
SUBDIR += jspice3
SUBDIR += kicad
SUBDIR += kicad-devel
SUBDIR += klayout
SUBDIR += layouteditor
SUBDIR += ldraw
SUBDIR += leocad
SUBDIR += libgeda
SUBDIR += librecad
SUBDIR += linux-eagle5
SUBDIR += logisim
SUBDIR += magic
SUBDIR += meshdev
SUBDIR += meshlab
SUBDIR += netgen
SUBDIR += ngspice_rework
SUBDIR += opencascade
SUBDIR += openscad
SUBDIR += openvsp
SUBDIR += p5-GDS2
SUBDIR += p5-Verilog-Perl
SUBDIR += pcb
SUBDIR += pdnmesh
SUBDIR += pythoncad
SUBDIR += qcad
SUBDIR += qcad-partslib
SUBDIR += qelectrotech
SUBDIR += qfsm
SUBDIR += qmls
SUBDIR += repsnapper
SUBDIR += sceptre
SUBDIR += scotch
SUBDIR += slffea
SUBDIR += spice
SUBDIR += sweethome3d
SUBDIR += tochnog
SUBDIR += transcalc
SUBDIR += varkon
SUBDIR += verilog-mode.el
SUBDIR += xcircuit
SUBDIR += z88
.include <bsd.port.subdir.mk>