mirror of
https://git.FreeBSD.org/ports.git
synced 2024-10-19 19:59:43 +00:00
d15a699539
An automatic theorem prover for the SMT problem PR: 103412 Submitted by: Li-Wen Hsu <lwhsu@lwhsu.org>
9 lines
440 B
Plaintext
9 lines
440 B
Plaintext
CVC Lite is an automatic theorem prover for the Satisfiability Modulo
|
|
Theories (SMT) problem. Its features include: support for a variety of
|
|
theories; interactive as well as C and C++ library interfaces; proof and
|
|
model generation abilities; predicate subtyping; and suppport for quantifiers.
|
|
In addition, there are essentially no limits on its use for research or
|
|
commercial purposes (see license).
|
|
|
|
WWW: http://www.cs.nyu.edu/acsys/cvcl/
|