mirror of
https://git.FreeBSD.org/ports.git
synced 2024-11-20 00:21:35 +00:00
6910ba38cc
As at the moment QT_BINDIR and QT_LIBDIR are 'bin' respectively 'lib' depending on the Qt version these subs ended up at many wrong places in plists. So only export it if QT_DIST is set. PR: 210227 Reviewed by: mat, rakuco Approved by: portmgr (mat), rakuco (mentor) Differential Revision: https://reviews.freebsd.org/D8378 |
||
|---|---|---|
| .. | ||
| admesh | ||
| adms | ||
| alliance | ||
| astk-client | ||
| astk-serveur | ||
| atlc | ||
| basicdsp | ||
| brickutils | ||
| brlcad | ||
| calculix | ||
| cascade | ||
| chipvault | ||
| cider | ||
| cura-engine | ||
| dinotrace | ||
| dxf2fig | ||
| electric | ||
| electric-ng | ||
| elmerfem | ||
| feappv | ||
| fidocadj | ||
| freecad | ||
| freehdl | ||
| fritzing | ||
| gdsreader | ||
| gdt | ||
| geda | ||
| gerbv | ||
| ghdl | ||
| gmsh | ||
| gmsh-occ | ||
| gnucap | ||
| gplcver | ||
| gspiceui | ||
| gtkwave | ||
| impact | ||
| irsim | ||
| iverilog | ||
| jspice3 | ||
| kicad | ||
| kicad-devel | ||
| klayout | ||
| layouteditor | ||
| ldraw | ||
| leocad | ||
| librecad | ||
| linux-eagle5 | ||
| linuxcnc-devel | ||
| logisim | ||
| magic | ||
| meshdev | ||
| meshlab | ||
| NASTRAN-95 | ||
| netgen | ||
| ngspice_rework | ||
| opencascade | ||
| openscad | ||
| openvsp | ||
| p5-GDS2 | ||
| p5-Verilog-Perl | ||
| pcb | ||
| pdnmesh | ||
| py-gdspy | ||
| py-lcapy | ||
| py-pycam | ||
| python-gdsii | ||
| pythoncad | ||
| qcad | ||
| qelectrotech | ||
| qfsm | ||
| qmls | ||
| qucs | ||
| repsnapper | ||
| rubygem-gdsii | ||
| sceptre | ||
| scotch | ||
| solvespace | ||
| sp2sp | ||
| spice | ||
| stepcode | ||
| sweethome3d | ||
| tkgate | ||
| tochnog | ||
| transcalc | ||
| varkon | ||
| verilog-mode.el | ||
| xcircuit | ||
| z88 | ||
| Makefile | ||