mirror of
https://git.FreeBSD.org/ports.git
synced 2025-01-02 06:03:50 +00:00
5eee19a826
Verilator is the fastest free Verilog HDL simulator, and beats most commercial simulators. It compiles synthesizable Verilog (not test-bench code!), plus some PSL, SystemVerilog and Synthesis assertions into C++ or SystemC code. It is designed for large projects where fast simulation performance is of primary concern, and is especially well suited to generate executable models of CPUs for embedded software design teams. WWW: https://www.veripool.org/projects/verilator/wiki/Intro PR: 230761 Submitted by: Kevin Zheng <kevinz5000@gmail.com>
112 lines
2.5 KiB
Makefile
112 lines
2.5 KiB
Makefile
# $FreeBSD$
|
|
#
|
|
|
|
COMMENT = CAD tools
|
|
|
|
SUBDIR += NASTRAN-95
|
|
SUBDIR += abc
|
|
SUBDIR += admesh
|
|
SUBDIR += adms
|
|
SUBDIR += alliance
|
|
SUBDIR += astk-client
|
|
SUBDIR += astk-serveur
|
|
SUBDIR += atlc
|
|
SUBDIR += basicdsp
|
|
SUBDIR += brickutils
|
|
SUBDIR += brlcad
|
|
SUBDIR += calculix
|
|
SUBDIR += calculix-ccx
|
|
SUBDIR += cascade
|
|
SUBDIR += chipvault
|
|
SUBDIR += cura-engine
|
|
SUBDIR += dinotrace
|
|
SUBDIR += dxf2fig
|
|
SUBDIR += electric
|
|
SUBDIR += electric-ng
|
|
SUBDIR += elmerfem
|
|
SUBDIR += feappv
|
|
SUBDIR += fidocadj
|
|
SUBDIR += freecad
|
|
SUBDIR += freehdl
|
|
SUBDIR += fritzing
|
|
SUBDIR += gdsreader
|
|
SUBDIR += gdt
|
|
SUBDIR += geda
|
|
SUBDIR += gerbv
|
|
SUBDIR += ghdl
|
|
SUBDIR += gmsh
|
|
SUBDIR += gnucap
|
|
SUBDIR += gplcver
|
|
SUBDIR += gspiceui
|
|
SUBDIR += gtkwave
|
|
SUBDIR += impact
|
|
SUBDIR += irsim
|
|
SUBDIR += iverilog
|
|
SUBDIR += jspice3
|
|
SUBDIR += k40-whisperer
|
|
SUBDIR += kicad
|
|
SUBDIR += kicad-devel
|
|
SUBDIR += kicad-library-footprints
|
|
SUBDIR += kicad-library-footprints-devel
|
|
SUBDIR += kicad-library-packages3d
|
|
SUBDIR += kicad-library-packages3d-devel
|
|
SUBDIR += kicad-library-symbols
|
|
SUBDIR += kicad-library-symbols-devel
|
|
SUBDIR += kicad-library-templates
|
|
SUBDIR += kicad-library-templates-devel
|
|
SUBDIR += klayout
|
|
SUBDIR += layouteditor
|
|
SUBDIR += ldraw
|
|
SUBDIR += leocad
|
|
SUBDIR += libopencad
|
|
SUBDIR += librecad
|
|
SUBDIR += libredwg
|
|
SUBDIR += linux-eagle5
|
|
SUBDIR += linuxcnc-devel
|
|
SUBDIR += logisim
|
|
SUBDIR += magic
|
|
SUBDIR += meshdev
|
|
SUBDIR += meshlab
|
|
SUBDIR += netgen
|
|
SUBDIR += ngspice_rework
|
|
SUBDIR += opencascade
|
|
SUBDIR += openscad
|
|
SUBDIR += openscad-devel
|
|
SUBDIR += openvsp
|
|
SUBDIR += p5-GDS2
|
|
SUBDIR += p5-Verilog-Perl
|
|
SUBDIR += pcb
|
|
SUBDIR += pdnmesh
|
|
SUBDIR += py-gdspy
|
|
SUBDIR += py-lcapy
|
|
SUBDIR += py-pycam
|
|
SUBDIR += py-pyfda
|
|
SUBDIR += python-gdsii
|
|
SUBDIR += pythoncad
|
|
SUBDIR += qcad
|
|
SUBDIR += qelectrotech
|
|
SUBDIR += qfsm
|
|
SUBDIR += qmls
|
|
SUBDIR += qucs
|
|
SUBDIR += repsnapper
|
|
SUBDIR += rubygem-gdsii
|
|
SUBDIR += scotch
|
|
SUBDIR += solvespace
|
|
SUBDIR += sp2sp
|
|
SUBDIR += spice
|
|
SUBDIR += stepcode
|
|
SUBDIR += sumo
|
|
SUBDIR += sweethome3d
|
|
SUBDIR += tkgate
|
|
SUBDIR += tochnog
|
|
SUBDIR += transcalc
|
|
SUBDIR += varkon
|
|
SUBDIR += verilator
|
|
SUBDIR += verilog-mode.el
|
|
SUBDIR += xcircuit
|
|
SUBDIR += xtrkcad
|
|
SUBDIR += z88
|
|
SUBDIR += zcad
|
|
|
|
.include <bsd.port.subdir.mk>
|