1
0
mirror of https://git.FreeBSD.org/ports.git synced 2024-10-30 21:49:25 +00:00
freebsd-ports/cad/Makefile
Akinori MUSHA 0aaeab888e Add oregano, schematic capture and simulation of electrical circuits.
PR:		ports/25202
Submitted by:	Anders Andersson <anders@codefactory.se>
2001-03-07 11:00:31 +00:00

26 lines
456 B
Makefile

# $FreeBSD$
#
SUBDIR += acs
SUBDIR += chipmunk
SUBDIR += cider
SUBDIR += electric
SUBDIR += felt
SUBDIR += geda
SUBDIR += irsim
SUBDIR += iverilog
SUBDIR += kaskade
SUBDIR += magic
SUBDIR += mars
SUBDIR += oregano
SUBDIR += pcb
SUBDIR += pisces
SUBDIR += qcad
SUBDIR += sceptre
SUBDIR += sis
SUBDIR += spice
SUBDIR += tkgate
SUBDIR += xcircuit
.include <bsd.port.subdir.mk>