mirror of
https://git.FreeBSD.org/ports.git
synced 2025-01-18 08:02:48 +00:00
f1f118cc9e
A Python package to create and modify DXF drawings, independent from the DXF version. You can open/save every DXF file without losing any content (except comments), Unknown tags in the DXF file will be ignored but preserved for saving. With this behavior it is possible to open also DXF drawings that contains data from 3rd party applications. PR: 248203 Submitted by: Neal Nelson Approved by: tcberner (mentor) Differential Revision: https://reviews.freebsd.org/D25890 |
||
|---|---|---|
| .. | ||
| abc | ||
| admesh | ||
| adms | ||
| alliance | ||
| astk-client | ||
| astk-serveur | ||
| atlc | ||
| basicdsp | ||
| brlcad | ||
| calculix | ||
| calculix-ccx | ||
| caneda | ||
| cascade | ||
| cascade-compiler | ||
| chipvault | ||
| cura | ||
| cura-engine | ||
| digital | ||
| dinotrace | ||
| electric | ||
| electric-ng | ||
| fasm | ||
| fdm_materials | ||
| feappv | ||
| fidocadj | ||
| freecad | ||
| freehdl | ||
| fritzing | ||
| gdsreader | ||
| gdt | ||
| geda | ||
| gerbv | ||
| ghdl | ||
| gmsh | ||
| gnucap | ||
| gplcver | ||
| graywolf | ||
| gspiceui | ||
| gtkwave | ||
| ifcopenshell | ||
| impact | ||
| irsim | ||
| iverilog | ||
| jspice3 | ||
| k40-whisperer | ||
| kicad | ||
| kicad-devel | ||
| kicad-doc | ||
| kicad-library-footprints | ||
| kicad-library-footprints-devel | ||
| kicad-library-packages3d | ||
| kicad-library-packages3d-devel | ||
| kicad-library-symbols | ||
| kicad-library-symbols-devel | ||
| kicad-library-templates | ||
| kicad-library-templates-devel | ||
| klayout | ||
| ktechlab | ||
| ldraw | ||
| leocad | ||
| lepton-eda | ||
| libopencad | ||
| librecad | ||
| libredwg | ||
| librepcb | ||
| linux-eagle5 | ||
| logisim | ||
| magic | ||
| meshdev | ||
| meshlab | ||
| NASTRAN-95 | ||
| netgen | ||
| netgen-lvs | ||
| ngspice_rework | ||
| nvc | ||
| opencascade | ||
| openctm | ||
| openscad | ||
| openscad-devel | ||
| opensta | ||
| openvsp | ||
| oregano | ||
| p5-GDS2 | ||
| p5-Verilog-Perl | ||
| pcb | ||
| pdnmesh | ||
| PrusaSlicer | ||
| py-ezdxf | ||
| py-gdspy | ||
| py-lcapy | ||
| py-phidl | ||
| py-pyfda | ||
| python-gdsii | ||
| qcad | ||
| qelectrotech | ||
| qflow | ||
| qmls | ||
| qrouter | ||
| repsnapper | ||
| rubygem-gdsii | ||
| scotch | ||
| solvespace | ||
| sp2sp | ||
| spice | ||
| stepcode | ||
| sumo | ||
| sweethome3d | ||
| tkgate | ||
| tochnog | ||
| transcalc | ||
| uranium | ||
| varkon | ||
| verilator | ||
| verilog-mode.el | ||
| veroroute | ||
| xcircuit | ||
| yosys | ||
| z88 | ||
| zcad | ||
| Makefile | ||