mirror of
https://git.FreeBSD.org/ports.git
synced 2024-12-26 05:02:18 +00:00
7aab84fcd2
- Update WWW PR: 107308 Submitted by: Li-Wen Hsu <lwhsu@lwhsu.org> Approved by: maintainer timeout
7 lines
275 B
Plaintext
7 lines
275 B
Plaintext
The aim of this module is to provide a common base representation
|
|
of python source code for projects such as pychecker, pyreverse,
|
|
pylint... Well, actually the development of this library is essentialy
|
|
governed by pylint's needs.
|
|
|
|
WWW: http://www.logilab.org/projects/astng/
|