mirror of
https://git.FreeBSD.org/ports.git
synced 2025-01-19 08:13:21 +00:00
4 lines
179 B
Plaintext
4 lines
179 B
Plaintext
Yosys is a framework for Verilog RTL synthesis. It currently has
|
|
extensive Verilog-2005 support and provides a basic set of synthesis
|
|
algorithms for various application domains.
|