mirror/freebsd
1
0
Fork 0
mirror of https://git.FreeBSD.org/src.git synced 2024-12-18 10:35:55 +00:00
Code Issues Releases Activity

Remove break after return.

Browse Source
This commit is contained in:
Kevin Lo 2015-01-23 15:14:30 +00:00
parent bb269f3ae4
commit 128236c022
Notes: svn2git 2020-12-20 02:59:44 +00:00 
svn path=/head/; revision=277565
3 changed files with 8 additions and 13 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
sys/dev/agp/agp_nvidia.c
View File

@ -274,11 +274,11 @@ static u_int32_t
agp_nvidia_get_aperture(device_t dev)
{
switch (pci_read_config(dev, AGP_NVIDIA_0_APSIZE, 1) & 0x0f) {
case 0: return (512 * 1024 * 1024); break;
case 8: return (256 * 1024 * 1024); break;
case 12: return (128 * 1024 * 1024); break;
case 14: return (64 * 1024 * 1024); break;
case 15: return (32 * 1024 * 1024); break;
case 0: return (512 * 1024 * 1024);
case 8: return (256 * 1024 * 1024);
case 12: return (128 * 1024 * 1024);
case 14: return (64 * 1024 * 1024);
case 15: return (32 * 1024 * 1024);
default:
device_printf(dev, "Invalid aperture setting 0x%x\n",
pci_read_config(dev, AGP_NVIDIA_0_APSIZE, 1));

6
sys/dev/cx/cxddk.c
View File

@ -875,9 +875,9 @@ int cx_get_port (cx_chan_t *c)
if (iftype)
switch (c->type) {
case T_UNIV_V35: return 1; break;
case T_UNIV_RS449: return 2; break;
default: return -1; break;
case T_UNIV_V35: return 1;
case T_UNIV_RS449: return 2;
default: return -1;
}
else
return 0;

5
sys/dev/dc/if_dc.c
View File

@ -671,20 +671,16 @@ dc_miibus_readreg(device_t dev, int phy, int reg)
* code think there's a PHY here.
*/
return (BMSR_MEDIAMASK);
break;
case MII_PHYIDR1:
if (DC_IS_PNIC(sc))
return (DC_VENDORID_LO);
return (DC_VENDORID_DEC);
break;
case MII_PHYIDR2:
if (DC_IS_PNIC(sc))
return (DC_DEVICEID_82C168);
return (DC_DEVICEID_21143);
break;
default:
return (0);
break;
}
} else
return (0);
@ -748,7 +744,6 @@ dc_miibus_readreg(device_t dev, int phy, int reg)
device_printf(dev, "phy_read: bad phy register %x\n",
reg);
return (0);
break;
}
rval = CSR_READ_4(sc, phy_reg) & 0x0000FFFF;