mirror/freebsd
1
0
Fork 0
mirror of https://git.FreeBSD.org/src.git synced 2024-12-16 10:20:30 +00:00
Code Issues Releases Activity

Move cpu_fxsr definition to C code (so debug info is generated) and where

Browse Source 
it is easily #ifdef'ed so that we dont miss unintentional references to it.
This commit is contained in:
Peter Wemm 2001-08-24 08:27:24 +00:00
parent 662460d3d5
commit 5897d41109
Notes: svn2git 2020-12-20 02:59:44 +00:00 
svn path=/head/; revision=82261
5 changed files with 11 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
sys/amd64/amd64/initcpu.c
View File

@ -70,6 +70,10 @@ SYSCTL_INT(_hw, OID_AUTO, instruction_sse, CTLFLAG_RD,
&hw_instruction_sse, 0,
"SIMD/MMX2 instructions available in CPU");
#ifdef CPU_ENABLE_SSE
u_int cpu_fxsr; /* SSE enabled */
#endif
#ifdef I486_CPU
/*
* IBM Blue Lightning

3
sys/amd64/amd64/locore.S
View File

@ -113,13 +113,12 @@ HIDENAME(tmpstk):
.globl boothowto,bootdev
.globl cpu,cpu_vendor,cpu_id,bootinfo
.globl cpu_high, cpu_feature, cpu_fxsr
.globl cpu_high, cpu_feature
cpu: .long 0 /* are we 386, 386sx, or 486 */
cpu_id: .long 0 /* stepping ID */
cpu_high: .long 0 /* highest arg to CPUID */
cpu_feature: .long 0 /* features */
cpu_fxsr: .long 0 /* use fxsave/fxrstor instruction */
cpu_vendor: .space 20 /* CPU origin code */
bootinfo: .space BOOTINFO_SIZE /* bootinfo that we can handle */

3
sys/amd64/amd64/locore.s
View File

@ -113,13 +113,12 @@ HIDENAME(tmpstk):
.globl boothowto,bootdev
.globl cpu,cpu_vendor,cpu_id,bootinfo
.globl cpu_high, cpu_feature, cpu_fxsr
.globl cpu_high, cpu_feature
cpu: .long 0 /* are we 386, 386sx, or 486 */
cpu_id: .long 0 /* stepping ID */
cpu_high: .long 0 /* highest arg to CPUID */
cpu_feature: .long 0 /* features */
cpu_fxsr: .long 0 /* use fxsave/fxrstor instruction */
cpu_vendor: .space 20 /* CPU origin code */
bootinfo: .space BOOTINFO_SIZE /* bootinfo that we can handle */

4
sys/i386/i386/initcpu.c
View File

@ -70,6 +70,10 @@ SYSCTL_INT(_hw, OID_AUTO, instruction_sse, CTLFLAG_RD,
&hw_instruction_sse, 0,
"SIMD/MMX2 instructions available in CPU");
#ifdef CPU_ENABLE_SSE
u_int cpu_fxsr; /* SSE enabled */
#endif
#ifdef I486_CPU
/*
* IBM Blue Lightning

3
sys/i386/i386/locore.s
View File

@ -113,13 +113,12 @@ HIDENAME(tmpstk):
.globl boothowto,bootdev
.globl cpu,cpu_vendor,cpu_id,bootinfo
.globl cpu_high, cpu_feature, cpu_fxsr
.globl cpu_high, cpu_feature
cpu: .long 0 /* are we 386, 386sx, or 486 */
cpu_id: .long 0 /* stepping ID */
cpu_high: .long 0 /* highest arg to CPUID */
cpu_feature: .long 0 /* features */
cpu_fxsr: .long 0 /* use fxsave/fxrstor instruction */
cpu_vendor: .space 20 /* CPU origin code */
bootinfo: .space BOOTINFO_SIZE /* bootinfo that we can handle */