mirror of
https://git.FreeBSD.org/src.git
synced 2024-12-23 11:18:54 +00:00
Implement EDMA RX for AR93xx and later chips.
This is inspired by ath9k and the reference driver, but it's a new implementation of the RX FIFO handling. This has some issues - notably the FIFO needs to be reprogrammed when the chip is reset.
This commit is contained in:
Adrian Chadd
parent
d434a377d9
commit
99e8d8c3bb
Notes:
svn2git
2020-12-20 02:59:44 +00:00
svn path=/head/; revision=238317
@ -117,6 +117,38 @@ __FBSDID("$FreeBSD$");
|
||||
|
||||
#include <dev/ath/if_ath_rx_edma.h>
|
||||
|
||||
/*
|
||||
* some general macros
|
||||
*/
|
||||
#define INCR(_l, _sz) (_l) ++; (_l) &= ((_sz) - 1)
|
||||
#define DECR(_l, _sz) (_l) --; (_l) &= ((_sz) - 1)
|
||||
|
||||
MALLOC_DECLARE(M_ATHDEV);
|
||||
|
||||
/*
|
||||
* XXX TODO:
|
||||
*
|
||||
* + Add an RX lock, just to ensure we don't have things clash;
|
||||
* + Make sure the FIFO is correctly flushed and reinitialised
|
||||
* through a reset;
|
||||
* + Handle the "kickpcu" state where the FIFO overflows.
|
||||
* + Implement a "flush" routine, which doesn't push any
|
||||
* new frames into the FIFO.
|
||||
* + Verify multi-descriptor frames work!
|
||||
* + There's a "memory use after free" which needs to be tracked down
|
||||
* and fixed ASAP. I've seen this in the legacy path too, so it
|
||||
* may be a generic RX path issue.
|
||||
*/
|
||||
|
||||
/*
|
||||
* XXX shuffle the function orders so these pre-declarations aren't
|
||||
* required!
|
||||
*/
|
||||
static int ath_edma_rxfifo_alloc(struct ath_softc *sc, HAL_RX_QUEUE qtype,
|
||||
int nbufs);
|
||||
static int ath_edma_rxfifo_flush(struct ath_softc *sc, HAL_RX_QUEUE qtype);
|
||||
static void ath_edma_rxbuf_free(struct ath_softc *sc, struct ath_buf *bf);
|
||||
|
||||
static void
|
||||
ath_edma_stoprecv(struct ath_softc *sc, int dodelay)
|
||||
{
|
||||
@ -128,25 +160,51 @@ ath_edma_stoprecv(struct ath_softc *sc, int dodelay)
|
||||
|
||||
DELAY(3000);
|
||||
|
||||
if (sc->sc_rxpending != NULL) {
|
||||
m_freem(sc->sc_rxpending);
|
||||
sc->sc_rxpending = NULL;
|
||||
/* Flush RX pending for each queue */
|
||||
/* XXX should generic-ify this */
|
||||
if (sc->sc_rxedma[HAL_RX_QUEUE_HP].m_rxpending) {
|
||||
m_freem(sc->sc_rxedma[HAL_RX_QUEUE_HP].m_rxpending);
|
||||
sc->sc_rxedma[HAL_RX_QUEUE_HP].m_rxpending = NULL;
|
||||
}
|
||||
|
||||
sc->sc_rxlink = NULL;
|
||||
if (sc->sc_rxedma[HAL_RX_QUEUE_LP].m_rxpending) {
|
||||
m_freem(sc->sc_rxedma[HAL_RX_QUEUE_LP].m_rxpending);
|
||||
sc->sc_rxedma[HAL_RX_QUEUE_LP].m_rxpending = NULL;
|
||||
}
|
||||
}
|
||||
|
||||
/*
|
||||
* Start receive.
|
||||
*
|
||||
* XXX TODO: this needs to reallocate the FIFO entries when a reset
|
||||
* occurs, in case the FIFO is filled up and no new descriptors get
|
||||
* thrown into the FIFO.
|
||||
*/
|
||||
static int
|
||||
ath_edma_startrecv(struct ath_softc *sc)
|
||||
{
|
||||
struct ath_hal *ah = sc->sc_ah;
|
||||
|
||||
sc->sc_rxlink = NULL;
|
||||
sc->sc_rxpending = NULL;
|
||||
/* Enable RX FIFO */
|
||||
ath_hal_rxena(ah);
|
||||
|
||||
/*
|
||||
* XXX write out a complete set of FIFO entries based on
|
||||
* what's currently available.
|
||||
*/
|
||||
|
||||
/* Add up to m_fifolen entries in each queue */
|
||||
/*
|
||||
* These must occur after the above write so the FIFO buffers
|
||||
* are pushed/tracked in the same order as the hardware will
|
||||
* process them.
|
||||
*/
|
||||
ath_edma_rxfifo_alloc(sc, HAL_RX_QUEUE_HP,
|
||||
sc->sc_rxedma[HAL_RX_QUEUE_HP].m_fifolen);
|
||||
|
||||
ath_edma_rxfifo_alloc(sc, HAL_RX_QUEUE_LP,
|
||||
sc->sc_rxedma[HAL_RX_QUEUE_LP].m_fifolen);
|
||||
|
||||
/* XXX setup HP RX queue FIFO pointer */
|
||||
/* XXX setup LP RX queue FIFO pointer */
|
||||
/* XXX ath_hal_rxena() */
|
||||
ath_mode_init(sc);
|
||||
ath_hal_startpcurecv(ah);
|
||||
return (0);
|
||||
@ -157,6 +215,113 @@ ath_edma_recv_flush(struct ath_softc *sc)
|
||||
{
|
||||
|
||||
device_printf(sc->sc_dev, "%s: called\n", __func__);
|
||||
|
||||
/*
|
||||
* XXX for now, free all descriptors. Later on, complete
|
||||
* what can be completed!
|
||||
*/
|
||||
#if 0
|
||||
ath_edma_rxfifo_flush(sc, HAL_RX_QUEUE_HP);
|
||||
ath_edma_rxfifo_flush(sc, HAL_RX_QUEUE_LP);
|
||||
#endif
|
||||
}
|
||||
|
||||
/*
|
||||
* Process frames from the current queue.
|
||||
*
|
||||
* TODO:
|
||||
*
|
||||
* + Add a "dosched" flag, so we don't reschedule any FIFO frames
|
||||
* to the hardware or re-kick the PCU after 'kickpcu' is set.
|
||||
*
|
||||
* + Perhaps split "check FIFO contents" and "handle frames", so
|
||||
* we can run the "check FIFO contents" in ath_intr(), but
|
||||
* "handle frames" in the RX tasklet.
|
||||
*/
|
||||
static int
|
||||
ath_edma_recv_proc_queue(struct ath_softc *sc, HAL_RX_QUEUE qtype)
|
||||
{
|
||||
struct ath_rx_edma *re = &sc->sc_rxedma[qtype];
|
||||
struct ath_rx_status *rs;
|
||||
struct ath_desc *ds;
|
||||
struct ath_buf *bf;
|
||||
int n = 0;
|
||||
struct mbuf *m;
|
||||
HAL_STATUS status;
|
||||
struct ath_hal *ah = sc->sc_ah;
|
||||
uint64_t tsf;
|
||||
int16_t nf;
|
||||
|
||||
tsf = ath_hal_gettsf64(ah);
|
||||
nf = ath_hal_getchannoise(ah, sc->sc_curchan);
|
||||
sc->sc_stats.ast_rx_noise = nf;
|
||||
|
||||
do {
|
||||
bf = re->m_fifo[re->m_fifo_head];
|
||||
/* This shouldn't occur! */
|
||||
if (bf == NULL) {
|
||||
device_printf(sc->sc_dev, "%s: Q%d: NULL bf?\n",
|
||||
__func__,
|
||||
qtype);
|
||||
break;
|
||||
}
|
||||
m = bf->bf_m;
|
||||
ds = bf->bf_desc;
|
||||
|
||||
/*
|
||||
* Sync descriptor memory - this also syncs the buffer for us.
|
||||
*
|
||||
* EDMA descriptors are in cached memory.
|
||||
*/
|
||||
bus_dmamap_sync(sc->sc_dmat, bf->bf_dmamap,
|
||||
BUS_DMASYNC_POSTREAD);
|
||||
rs = &bf->bf_status.ds_rxstat;
|
||||
status = ath_hal_rxprocdesc(ah, ds, bf->bf_daddr, NULL, rs);
|
||||
#ifdef ATH_DEBUG
|
||||
if (sc->sc_debug & ATH_DEBUG_RECV_DESC)
|
||||
ath_printrxbuf(sc, bf, 0, status == HAL_OK);
|
||||
#endif
|
||||
if (status == HAL_EINPROGRESS)
|
||||
break;
|
||||
|
||||
/*
|
||||
* Completed descriptor.
|
||||
*
|
||||
* In the future we'll call ath_rx_pkt(), but it first
|
||||
* has to be taught about EDMA RX queues (so it can
|
||||
* access sc_rxpending correctly.)
|
||||
*/
|
||||
DPRINTF(sc, ATH_DEBUG_EDMA_RX,
|
||||
"%s: Q%d: completed!\n", __func__, qtype);
|
||||
|
||||
/*
|
||||
* Remove the FIFO entry!
|
||||
*/
|
||||
re->m_fifo[re->m_fifo_head] = NULL;
|
||||
|
||||
/*
|
||||
* Skip the RX descriptor status - start at the data offset
|
||||
*/
|
||||
m_adj(m, sc->sc_rx_statuslen);
|
||||
|
||||
/* Handle the frame */
|
||||
(void) ath_rx_pkt(sc, rs, status, tsf, nf, qtype, bf);
|
||||
|
||||
/* Free the buffer/mbuf */
|
||||
ath_edma_rxbuf_free(sc, bf);
|
||||
|
||||
/* Bump the descriptor FIFO stats */
|
||||
INCR(re->m_fifo_head, re->m_fifolen);
|
||||
re->m_fifo_depth--;
|
||||
/* XXX check it doesn't fall below 0 */
|
||||
} while (re->m_fifo_depth > 0);
|
||||
|
||||
/* Handle resched and kickpcu appropriately */
|
||||
|
||||
/* Append some more fresh frames to the FIFO */
|
||||
ath_edma_rxfifo_alloc(sc, qtype, re->m_fifolen);
|
||||
|
||||
return (n);
|
||||
}
|
||||
|
||||
static void
|
||||
@ -164,18 +329,326 @@ ath_edma_recv_tasklet(void *arg, int npending)
|
||||
{
|
||||
struct ath_softc *sc = (struct ath_softc *) arg;
|
||||
|
||||
device_printf(sc->sc_dev, "%s: called; npending=%d\n",
|
||||
DPRINTF(sc, ATH_DEBUG_EDMA_RX, "%s: called; npending=%d\n",
|
||||
__func__,
|
||||
npending);
|
||||
/* XXX TODO */
|
||||
|
||||
ath_edma_recv_proc_queue(sc, HAL_RX_QUEUE_HP);
|
||||
ath_edma_recv_proc_queue(sc, HAL_RX_QUEUE_LP);
|
||||
}
|
||||
|
||||
/*
|
||||
* Allocate an RX mbuf for the given ath_buf and initialise
|
||||
* it for EDMA.
|
||||
*
|
||||
* + Allocate a 4KB mbuf;
|
||||
* + Setup the DMA map for the given buffer;
|
||||
* + Keep a pointer to the start of the mbuf - that's where the
|
||||
* descriptor lies;
|
||||
* + Take a pointer to the start of the RX buffer, set the
|
||||
* mbuf "start" to be there;
|
||||
* + Return that.
|
||||
*/
|
||||
static int
|
||||
ath_edma_rxbuf_init(struct ath_softc *sc, struct ath_buf *bf)
|
||||
{
|
||||
|
||||
device_printf(sc->sc_dev, "%s: called; bf=%p\n", __func__, bf);
|
||||
return (EIO);
|
||||
struct mbuf *m;
|
||||
int error;
|
||||
int len;
|
||||
|
||||
// device_printf(sc->sc_dev, "%s: called; bf=%p\n", __func__, bf);
|
||||
|
||||
m = m_getm(NULL, sc->sc_edma_bufsize, M_DONTWAIT, MT_DATA);
|
||||
if (! m)
|
||||
return (ENOBUFS); /* XXX ?*/
|
||||
|
||||
/* XXX warn/enforce alignment */
|
||||
|
||||
len = m->m_ext.ext_size;
|
||||
#if 0
|
||||
device_printf(sc->sc_dev, "%s: called: m=%p, size=%d, mtod=%p\n",
|
||||
__func__,
|
||||
m,
|
||||
len,
|
||||
mtod(m, char *));
|
||||
#endif
|
||||
|
||||
m->m_pkthdr.len = m->m_len = m->m_ext.ext_size;
|
||||
|
||||
/*
|
||||
* Create DMA mapping.
|
||||
*/
|
||||
error = bus_dmamap_load_mbuf_sg(sc->sc_dmat,
|
||||
bf->bf_dmamap, m, bf->bf_segs, &bf->bf_nseg, BUS_DMA_NOWAIT);
|
||||
if (error != 0) {
|
||||
device_printf(sc->sc_dev, "%s: failed; error=%d\n",
|
||||
__func__,
|
||||
error);
|
||||
m_freem(m);
|
||||
return (error);
|
||||
}
|
||||
|
||||
/*
|
||||
* Populate ath_buf fields.
|
||||
*/
|
||||
|
||||
bf->bf_desc = mtod(m, struct ath_desc *);
|
||||
bf->bf_daddr = bf->bf_segs[0].ds_addr;
|
||||
bf->bf_lastds = bf->bf_desc; /* XXX only really for TX? */
|
||||
bf->bf_m = m;
|
||||
|
||||
/* Zero the descriptor */
|
||||
memset(bf->bf_desc, '\0', sc->sc_rx_statuslen);
|
||||
|
||||
#if 0
|
||||
/*
|
||||
* Adjust mbuf header and length/size to compensate for the
|
||||
* descriptor size.
|
||||
*/
|
||||
m_adj(m, sc->sc_rx_statuslen);
|
||||
#endif
|
||||
|
||||
/* Finish! */
|
||||
|
||||
return (0);
|
||||
}
|
||||
|
||||
static struct ath_buf *
|
||||
ath_edma_rxbuf_alloc(struct ath_softc *sc)
|
||||
{
|
||||
struct ath_buf *bf;
|
||||
int error;
|
||||
|
||||
/* Allocate buffer */
|
||||
bf = TAILQ_FIRST(&sc->sc_rxbuf);
|
||||
/* XXX shouldn't happen upon startup? */
|
||||
if (bf == NULL)
|
||||
return (NULL);
|
||||
|
||||
/* Remove it from the free list */
|
||||
TAILQ_REMOVE(&sc->sc_rxbuf, bf, bf_list);
|
||||
|
||||
/* Assign RX mbuf to it */
|
||||
error = ath_edma_rxbuf_init(sc, bf);
|
||||
if (error != 0) {
|
||||
device_printf(sc->sc_dev,
|
||||
"%s: bf=%p, rxbuf alloc failed! error=%d\n",
|
||||
__func__,
|
||||
bf,
|
||||
error);
|
||||
TAILQ_INSERT_TAIL(&sc->sc_rxbuf, bf, bf_list);
|
||||
return (NULL);
|
||||
}
|
||||
|
||||
return (bf);
|
||||
}
|
||||
|
||||
static void
|
||||
ath_edma_rxbuf_free(struct ath_softc *sc, struct ath_buf *bf)
|
||||
{
|
||||
|
||||
bus_dmamap_unload(sc->sc_dmat, bf->bf_dmamap);
|
||||
|
||||
if (bf->bf_m) {
|
||||
m_freem(bf->bf_m);
|
||||
bf->bf_m = NULL;
|
||||
}
|
||||
|
||||
/* XXX lock? */
|
||||
TAILQ_INSERT_TAIL(&sc->sc_rxbuf, bf, bf_list);
|
||||
}
|
||||
|
||||
/*
|
||||
* Allocate up to 'n' entries and push them onto the hardware FIFO.
|
||||
*
|
||||
* Return how many entries were successfully pushed onto the
|
||||
* FIFO.
|
||||
*/
|
||||
static int
|
||||
ath_edma_rxfifo_alloc(struct ath_softc *sc, HAL_RX_QUEUE qtype, int nbufs)
|
||||
{
|
||||
struct ath_rx_edma *re = &sc->sc_rxedma[qtype];
|
||||
struct ath_buf *bf;
|
||||
int i;
|
||||
|
||||
/*
|
||||
* Allocate buffers until the FIFO is full or nbufs is reached.
|
||||
*/
|
||||
for (i = 0; i < nbufs && re->m_fifo_depth < re->m_fifolen; i++) {
|
||||
/* Ensure the FIFO is already blank, complain loudly! */
|
||||
if (re->m_fifo[re->m_fifo_tail] != NULL) {
|
||||
device_printf(sc->sc_dev,
|
||||
"%s: Q%d: fifo[%d] != NULL (%p)\n",
|
||||
__func__,
|
||||
qtype,
|
||||
re->m_fifo_tail,
|
||||
re->m_fifo[re->m_fifo_tail]);
|
||||
|
||||
/* Free the slot */
|
||||
ath_edma_rxbuf_free(sc, re->m_fifo[re->m_fifo_tail]);
|
||||
re->m_fifo_depth--;
|
||||
/* XXX check it's not < 0 */
|
||||
re->m_fifo[re->m_fifo_tail] = NULL;
|
||||
}
|
||||
|
||||
bf = ath_edma_rxbuf_alloc(sc);
|
||||
/* XXX should ensure the FIFO is not NULL? */
|
||||
if (bf == NULL) {
|
||||
device_printf(sc->sc_dev, "%s: Q%d: alloc failed?\n",
|
||||
__func__,
|
||||
qtype);
|
||||
break;
|
||||
}
|
||||
|
||||
re->m_fifo[re->m_fifo_tail] = bf;
|
||||
|
||||
/*
|
||||
* Flush the descriptor contents before it's handed to the
|
||||
* hardware.
|
||||
*/
|
||||
bus_dmamap_sync(sc->sc_dmat, bf->bf_dmamap,
|
||||
BUS_DMASYNC_PREREAD);
|
||||
|
||||
/* Write to the RX FIFO */
|
||||
DPRINTF(sc, ATH_DEBUG_EDMA_RX, "%s: Q%d: putrxbuf=%p\n",
|
||||
__func__,
|
||||
qtype,
|
||||
bf->bf_desc);
|
||||
ath_hal_putrxbuf(sc->sc_ah, bf->bf_daddr, qtype);
|
||||
|
||||
re->m_fifo_depth++;
|
||||
INCR(re->m_fifo_tail, re->m_fifolen);
|
||||
}
|
||||
|
||||
/*
|
||||
* Return how many were allocated.
|
||||
*/
|
||||
DPRINTF(sc, ATH_DEBUG_EDMA_RX, "%s: Q%d: nbufs=%d, nalloced=%d\n",
|
||||
__func__,
|
||||
qtype,
|
||||
nbufs,
|
||||
i);
|
||||
return (i);
|
||||
}
|
||||
|
||||
static int
|
||||
ath_edma_rxfifo_flush(struct ath_softc *sc, HAL_RX_QUEUE qtype)
|
||||
{
|
||||
struct ath_rx_edma *re = &sc->sc_rxedma[qtype];
|
||||
int i;
|
||||
|
||||
for (i = 0; i < re->m_fifolen; i++) {
|
||||
if (re->m_fifo[i] != NULL) {
|
||||
struct ath_buf *bf = re->m_fifo[i];
|
||||
#ifdef ATH_DEBUG
|
||||
if (sc->sc_debug & ATH_DEBUG_RECV_DESC)
|
||||
ath_printrxbuf(sc, bf, 0, HAL_OK);
|
||||
#endif
|
||||
ath_edma_rxbuf_free(sc, re->m_fifo[i]);
|
||||
re->m_fifo[i] = NULL;
|
||||
re->m_fifo_depth--;
|
||||
}
|
||||
}
|
||||
|
||||
if (re->m_rxpending != NULL) {
|
||||
m_freem(re->m_rxpending);
|
||||
re->m_rxpending = NULL;
|
||||
}
|
||||
re->m_fifo_head = re->m_fifo_tail = re->m_fifo_depth = 0;
|
||||
|
||||
return (0);
|
||||
}
|
||||
|
||||
/*
|
||||
* Setup the initial RX FIFO structure.
|
||||
*/
|
||||
static int
|
||||
ath_edma_setup_rxfifo(struct ath_softc *sc, HAL_RX_QUEUE qtype)
|
||||
{
|
||||
struct ath_rx_edma *re = &sc->sc_rxedma[qtype];
|
||||
|
||||
if (! ath_hal_getrxfifodepth(sc->sc_ah, qtype, &re->m_fifolen)) {
|
||||
device_printf(sc->sc_dev, "%s: qtype=%d, failed\n",
|
||||
__func__,
|
||||
qtype);
|
||||
return (-EINVAL);
|
||||
}
|
||||
device_printf(sc->sc_dev, "%s: type=%d, FIFO depth = %d entries\n",
|
||||
__func__,
|
||||
qtype,
|
||||
re->m_fifolen);
|
||||
|
||||
/* Allocate ath_buf FIFO array, pre-zero'ed */
|
||||
re->m_fifo = malloc(sizeof(struct ath_buf *) * re->m_fifolen,
|
||||
M_ATHDEV,
|
||||
M_NOWAIT | M_ZERO);
|
||||
if (re->m_fifo == NULL) {
|
||||
device_printf(sc->sc_dev, "%s: malloc failed\n",
|
||||
__func__);
|
||||
return (-ENOMEM);
|
||||
}
|
||||
|
||||
/*
|
||||
* Set initial "empty" state.
|
||||
*/
|
||||
re->m_rxpending = NULL;
|
||||
re->m_fifo_head = re->m_fifo_tail = re->m_fifo_depth = 0;
|
||||
|
||||
return (0);
|
||||
}
|
||||
|
||||
static int
|
||||
ath_edma_rxfifo_free(struct ath_softc *sc, HAL_RX_QUEUE qtype)
|
||||
{
|
||||
struct ath_rx_edma *re = &sc->sc_rxedma[qtype];
|
||||
|
||||
device_printf(sc->sc_dev, "%s: called; qtype=%d\n",
|
||||
__func__,
|
||||
qtype);
|
||||
|
||||
free(re->m_fifo, M_ATHDEV);
|
||||
|
||||
return (0);
|
||||
}
|
||||
|
||||
static int
|
||||
ath_edma_dma_rxsetup(struct ath_softc *sc)
|
||||
{
|
||||
int error;
|
||||
|
||||
/* Create RX DMA tag */
|
||||
/* Create RX ath_buf array */
|
||||
|
||||
error = ath_descdma_setup(sc, &sc->sc_rxdma, &sc->sc_rxbuf,
|
||||
"rx", ath_rxbuf, 1);
|
||||
if (error != 0)
|
||||
return error;
|
||||
|
||||
(void) ath_edma_setup_rxfifo(sc, HAL_RX_QUEUE_HP);
|
||||
(void) ath_edma_setup_rxfifo(sc, HAL_RX_QUEUE_LP);
|
||||
|
||||
return (0);
|
||||
}
|
||||
|
||||
static int
|
||||
ath_edma_dma_rxteardown(struct ath_softc *sc)
|
||||
{
|
||||
|
||||
device_printf(sc->sc_dev, "%s: called\n", __func__);
|
||||
|
||||
ath_edma_rxfifo_flush(sc, HAL_RX_QUEUE_HP);
|
||||
ath_edma_rxfifo_free(sc, HAL_RX_QUEUE_HP);
|
||||
|
||||
ath_edma_rxfifo_flush(sc, HAL_RX_QUEUE_LP);
|
||||
ath_edma_rxfifo_free(sc, HAL_RX_QUEUE_LP);
|
||||
|
||||
/* Free RX ath_buf */
|
||||
/* Free RX DMA tag */
|
||||
if (sc->sc_rxdma.dd_desc_len != 0)
|
||||
ath_descdma_cleanup(sc, &sc->sc_rxdma, &sc->sc_rxbuf);
|
||||
|
||||
return (0);
|
||||
}
|
||||
|
||||
void
|
||||
@ -184,9 +657,35 @@ ath_recv_setup_edma(struct ath_softc *sc)
|
||||
|
||||
device_printf(sc->sc_dev, "DMA setup: EDMA\n");
|
||||
|
||||
/* Set buffer size to 4k */
|
||||
sc->sc_edma_bufsize = 4096;
|
||||
|
||||
/* Configure the hardware with this */
|
||||
(void) ath_hal_setrxbufsize(sc->sc_ah, sc->sc_edma_bufsize);
|
||||
|
||||
/* Fetch EDMA field and buffer sizes */
|
||||
(void) ath_hal_getrxstatuslen(sc->sc_ah, &sc->sc_rx_statuslen);
|
||||
(void) ath_hal_gettxdesclen(sc->sc_ah, &sc->sc_tx_desclen);
|
||||
(void) ath_hal_gettxstatuslen(sc->sc_ah, &sc->sc_tx_statuslen);
|
||||
(void) ath_hal_getntxmaps(sc->sc_ah, &sc->sc_tx_nmaps);
|
||||
|
||||
device_printf(sc->sc_dev, "RX status length: %d\n",
|
||||
sc->sc_rx_statuslen);
|
||||
device_printf(sc->sc_dev, "TX descriptor length: %d\n",
|
||||
sc->sc_tx_desclen);
|
||||
device_printf(sc->sc_dev, "TX status length: %d\n",
|
||||
sc->sc_tx_statuslen);
|
||||
device_printf(sc->sc_dev, "TX/RX buffer size: %d\n",
|
||||
sc->sc_edma_bufsize);
|
||||
device_printf(sc->sc_dev, "TX buffers per descriptor: %d\n",
|
||||
sc->sc_tx_nmaps);
|
||||
|
||||
sc->sc_rx.recv_stop = ath_edma_stoprecv;
|
||||
sc->sc_rx.recv_start = ath_edma_startrecv;
|
||||
sc->sc_rx.recv_flush = ath_edma_recv_flush;
|
||||
sc->sc_rx.recv_tasklet = ath_edma_recv_tasklet;
|
||||
sc->sc_rx.recv_rxbuf_init = ath_edma_rxbuf_init;
|
||||
|
||||
sc->sc_rx.recv_setup = ath_edma_dma_rxsetup;
|
||||
sc->sc_rx.recv_teardown = ath_edma_dma_rxteardown;
|
||||
}
|
||||
|
||||
Loading…
Reference in New Issue
Block a user