1
0
mirror of https://git.FreeBSD.org/src.git synced 2024-12-28 11:57:28 +00:00

powerpc/SPE: Copy lower part of source register to target for efdabs/efdnabs/efdneg

MFC after:	1 week
MFC With:	r341751
This commit is contained in:
Justin Hibbits 2018-12-09 04:54:55 +00:00
parent 3d6bebd3a2
commit ddc6c1fa3d
Notes: svn2git 2020-12-20 02:59:44 +00:00
svn path=/head/; revision=341752

View File

@ -543,16 +543,19 @@ spe_handle_fpdata(struct trapframe *frame)
case EFDABS:
curthread->td_pcb->pcb_vec.vr[rd][0] =
curthread->td_pcb->pcb_vec.vr[ra][0] & ~(1U << 31);
frame->fixreg[rd] = frame->fixreg[ra];
enable_vec(curthread);
break;
case EFDNABS:
curthread->td_pcb->pcb_vec.vr[rd][0] =
curthread->td_pcb->pcb_vec.vr[ra][0] | (1U << 31);
frame->fixreg[rd] = frame->fixreg[ra];
enable_vec(curthread);
break;
case EFDNEG:
curthread->td_pcb->pcb_vec.vr[rd][0] =
curthread->td_pcb->pcb_vec.vr[ra][0] ^ (1U << 31);
frame->fixreg[rd] = frame->fixreg[ra];
enable_vec(curthread);
break;
case EFDCFS: