mirror/freebsd
1
0
Fork 0
mirror of https://git.FreeBSD.org/src.git synced 2024-12-23 11:18:54 +00:00
Code Issues Releases Activity

Setup the PCIE Fast Training Sequence (FTS) value to prevent

Browse Source 
transmit hangs for 57766 and non Ax versions of 57765.
While here, correct definition of BGE_CHIPREV_57765_AX.
This commit is contained in:
Pyun YongHyeon 2013-07-20 07:09:50 +00:00
parent 77b8f8a998
commit f8bb33c331
Notes: svn2git 2020-12-20 02:59:44 +00:00 
svn path=/head/; revision=253480
2 changed files with 19 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

14
sys/dev/bge/if_bge.c
View File

@ -1796,6 +1796,20 @@ bge_chipinit(struct bge_softc *sc)
pci_write_config(sc->bge_dev, BGE_PCI_MSI_DATA + 2, val, 2); pci_write_config(sc->bge_dev, BGE_PCI_MSI_DATA + 2, val, 2);
} }
if (sc->bge_asicrev == BGE_ASICREV_BCM57765 ||
sc->bge_asicrev == BGE_ASICREV_BCM57766) {
/*
* For the 57766 and non Ax versions of 57765, bootcode
* needs to setup the PCIE Fast Training Sequence (FTS)
* value to prevent transmit hangs.
*/
if (sc->bge_chiprev != BGE_CHIPREV_57765_AX) {
CSR_WRITE_4(sc, BGE_CPMU_PADRNG_CTL,
CSR_READ_4(sc, BGE_CPMU_PADRNG_CTL) |
BGE_CPMU_PADRNG_CTL_RDIV2);
}
}
/* /*
* Set up the PCI DMA control register. * Set up the PCI DMA control register.
*/ */

5
sys/dev/bge/if_bgereg.h
View File

@ -378,6 +378,7 @@
#define BGE_CHIPREV_5717_AX 0x57170 #define BGE_CHIPREV_5717_AX 0x57170
#define BGE_CHIPREV_5717_BX 0x57171 #define BGE_CHIPREV_5717_BX 0x57171
#define BGE_CHIPREV_5761_AX 0x57611 #define BGE_CHIPREV_5761_AX 0x57611
#define BGE_CHIPREV_57765_AX 0x577850
#define BGE_CHIPREV_5784_AX 0x57841 #define BGE_CHIPREV_5784_AX 0x57841
/* PCI DMA Read/Write Control register */ /* PCI DMA Read/Write Control register */
@ -1289,6 +1290,7 @@
#define BGE_CPMU_MUTEX_REQ 0x365C #define BGE_CPMU_MUTEX_REQ 0x365C
#define BGE_CPMU_MUTEX_GNT 0x3660 #define BGE_CPMU_MUTEX_GNT 0x3660
#define BGE_CPMU_PHY_STRAP 0x3664 #define BGE_CPMU_PHY_STRAP 0x3664
#define BGE_CPMU_PADRNG_CTL 0x3668
/* Central Power Management Unit (CPMU) register */ /* Central Power Management Unit (CPMU) register */
#define BGE_CPMU_CTRL_LINK_IDLE_MODE 0x00000200 #define BGE_CPMU_CTRL_LINK_IDLE_MODE 0x00000200
@ -1328,6 +1330,9 @@
/* CPMU GPHY Strap register */ /* CPMU GPHY Strap register */
#define BGE_CPMU_PHY_STRAP_IS_SERDES 0x00000020 #define BGE_CPMU_PHY_STRAP_IS_SERDES 0x00000020
/* CPMU Padring Control register */
#define BGE_CPMU_PADRNG_CTL_RDIV2 0x00040000
/* /*
* Mbuf Cluster Free registers (has nothing to do with BSD mbufs) * Mbuf Cluster Free registers (has nothing to do with BSD mbufs)
*/ */