mirror of
https://git.FreeBSD.org/src.git
synced 2024-12-28 11:57:28 +00:00
27d5dc189c
It improves on sio(4) in the following areas: o Fully newbusified to allow for memory mapped I/O. This is a must for ia64 and sparc64, o Machine dependent code to take full advantage of machine and firm- ware specific ways to define serial consoles and/or debug ports. o Hardware abstraction layer to allow the driver to be used with various UARTs, such as the well-known ns8250 family of UARTs, the Siemens sab82532 or the Zilog Z8530. This is especially important for pc98 and sparc64 where it's common to have different UARTs, o The notion of system devices to unkludge low-level consoles and remote gdb ports and provides the mechanics necessary to support the keyboard on sparc64 (which is UART based). o The notion of a kernel interface so that a UART can be tied to something other than the well-known TTY interface. This is needed on sparc64 to present the user with a device and ioctl handling suitable for a keyboard, but also allows us to cleanly hide an UART when used as a debug port. Following is a list of features and bugs/flaws specific to the ns8250 family of UARTs as compared to their support in sio(4): o The uart(4) driver determines the FIFO size and automaticly takes advantages of larger FIFOs and/or additional features. Note that since I don't have sufficient access to 16[679]5x UARTs, hardware flow control has not been enabled. This is almost trivial to do, provided one can test. The downside of this is that broken UARTs are more likely to not work correctly with uart(4). The need for tunables or knobs may be large enough to warrant their creation. o The uart(4) driver does not share the same bumpy history as sio(4) and will therefore not provide the necessary hooks, tweaks, quirks or work-arounds to deal with once common hardware. To that extend, uart(4) supports a subset of the UARTs that sio(4) supports. The question before us is whether the subset is sufficient for current hardware. o There is no support for multiport UARTs in uart(4). The decision behind this is that uart(4) deals with one EIA RS232-C interface. Packaging of multiple interfaces in a single chip or on a single expansion board is beyond the scope of uart(4) and is now mostly left for puc(4) to deal with. Lack of hardware made it impossible to actually implement such a dependency other than is present for the dual channel SAB82532 and Z8350 SCCs. The current list of missing features is: o No configuration capabilities. A set of tunables and sysctls is being worked out. There are likely not going to be any or much compile-time knobs. Such configuration does not fit well with current hardware. o No support for the PPS API. This is partly dependent on the ability to configure uart(4) and partly dependent on having sufficient information to implement it properly. As usual, the manpage is present but lacks the attention the software has gotten.
116 lines
3.1 KiB
C
116 lines
3.1 KiB
C
/*
|
|
* Copyright (c) 2003 Marcel Moolenaar
|
|
* All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
*
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
|
|
* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
|
|
* OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
|
|
* IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
|
|
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
|
|
* NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
|
|
* THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
*
|
|
* $FreeBSD$
|
|
*/
|
|
|
|
#ifndef _DEV_UART_CPU_H_
|
|
#define _DEV_UART_CPU_H_
|
|
|
|
/*
|
|
* Low-level operations for use by console and/or debug port support.
|
|
*/
|
|
struct uart_ops {
|
|
int (*probe)(struct uart_bas *);
|
|
void (*init)(struct uart_bas *, int, int, int, int);
|
|
void (*term)(struct uart_bas *);
|
|
void (*putc)(struct uart_bas *, int);
|
|
int (*poll)(struct uart_bas *);
|
|
int (*getc)(struct uart_bas *);
|
|
};
|
|
|
|
extern struct uart_ops uart_ns8250_ops;
|
|
extern struct uart_ops uart_sab82532_ops;
|
|
extern struct uart_ops uart_z8530_ops;
|
|
|
|
/*
|
|
* Console and debug port device info.
|
|
*/
|
|
struct uart_softc;
|
|
struct uart_devinfo {
|
|
SLIST_ENTRY(uart_devinfo) next;
|
|
struct uart_ops ops;
|
|
struct uart_bas bas;
|
|
int baudrate;
|
|
int databits;
|
|
int stopbits;
|
|
int parity;
|
|
int type;
|
|
#define UART_DEV_CONSOLE 0
|
|
#define UART_DEV_DBGPORT 1
|
|
#define UART_DEV_KEYBOARD 2
|
|
int (*attach)(struct uart_softc*);
|
|
int (*detach)(struct uart_softc*);
|
|
void *cookie; /* Type dependent use. */
|
|
};
|
|
|
|
int uart_cpu_getdev(int devtype, struct uart_devinfo *di);
|
|
int uart_cpu_eqres(struct uart_bas *b1, struct uart_bas *b2);
|
|
|
|
void uart_add_sysdev(struct uart_devinfo*);
|
|
|
|
/*
|
|
* Operations for low-level access to the UART. Primarily for use
|
|
* by console and debug port logic.
|
|
*/
|
|
static __inline int
|
|
uart_probe(struct uart_devinfo *di)
|
|
{
|
|
return (di->ops.probe(&di->bas));
|
|
}
|
|
|
|
static __inline void
|
|
uart_init(struct uart_devinfo *di)
|
|
{
|
|
di->ops.init(&di->bas, di->baudrate, di->databits, di->stopbits,
|
|
di->parity);
|
|
}
|
|
|
|
static __inline void
|
|
uart_term(struct uart_devinfo *di)
|
|
{
|
|
di->ops.term(&di->bas);
|
|
}
|
|
|
|
static __inline void
|
|
uart_putc(struct uart_devinfo *di, int c)
|
|
{
|
|
di->ops.putc(&di->bas, c);
|
|
}
|
|
|
|
static __inline int
|
|
uart_poll(struct uart_devinfo *di)
|
|
{
|
|
return (di->ops.poll(&di->bas));
|
|
}
|
|
|
|
static __inline int
|
|
uart_getc(struct uart_devinfo *di)
|
|
{
|
|
return (di->ops.getc(&di->bas));
|
|
}
|
|
|
|
#endif /* _DEV_UART_CPU_H_ */
|