Jung-uk Kim 50d99d1a52 Enhanced floppy controllers have Data Rate Select Register (DSR) at 0x3f4. ... Use it to reset controller and to select data rate. According to Intel 80277AA datasheet, software reset behaves the same as DOR reset except that it is self clearing. National Semiconductor PC8477B datasheet says the same. As a side effect, we no longer use Configuration Control Register (CCR) at 0x3f7 for these controllers, which is often missing in modern hardware.		2006-07-06 21:12:18 +00:00
..
fdc_acpi.c	Remove unused variable.	2006-02-21 03:19:24 +00:00
fdc_isa.c	If we fail a sanity check for the resources just allocated, make sure	2005-03-15 08:02:47 +00:00
fdc_pccard.c	Eliminate unused argument in PCMCIA_CARD macro.	2005-06-24 14:36:54 +00:00
fdc.c	Enhanced floppy controllers have Data Rate Select Register (DSR) at 0x3f4.	2006-07-06 21:12:18 +00:00
fdcvar.h	MFp4: overhaul of resource allocation	2005-01-19 07:46:38 +00:00