Marius Strobl 4a35efc720 - For Cheetah- and Zeus-class CPUs don't flush all unlocked entries from ... the TLBs in order to get rid of the user mappings but instead traverse them an flush only the latter like we also do for the Spitfire-class. Also flushing the unlocked kernel entries can cause instant faults which when called from within cpu_switch() are handled with the scheduler lock held which in turn can cause timeouts on the acquisition of the lock by other CPUs. This was easily seen with a 16-core V890 but occasionally also happened with 2-way machines. While at it, move the SPARC64-V support code entirely to zeus.c. This causes a little bit of duplication but is less confusing than partially using Cheetah-class bits for these. - For SPARC64-V ensure that 4-Mbyte page entries are stored in the 1024- entry, 2-way set associative TLB. - In {d,i}tlb_get_data_sun4u() turn off the interrupts in order to ensure that ASI_{D,I}TLB_DATA_ACCESS_REG actually are read twice back-to-back. Tested by: Peter Jeremy (16-core US-IV), Michael Moll (2-way SPARC64-V)		2011-07-02 11:14:54 +00:00
..
boot1	Merge from powerpc:	2010-09-16 12:05:00 +00:00
loader	- For Cheetah- and Zeus-class CPUs don't flush all unlocked entries from	2011-07-02 11:14:54 +00:00
Makefile
Makefile.inc