mirror of
https://git.FreeBSD.org/src.git
synced 2024-12-18 10:35:55 +00:00
26279767e4
o Eliminate IA64_PHYS_TO_RR6 and change all places where the macro is used by calling either bus_space_map() or pmap_mapdev(). o Implement bus_space_map() in terms of pmap_mapdev() and implement bus_space_unmap() in terms of pmap_unmapdev(). o Have ia64_pib hold the uncached virtual address of the processor interrupt block throughout the kernel's life and access the elements of the PIB through this structure pointer. This is a non-functional change with the exception of using ia64_ld1() and ia64_st8() to write to the PIB. We were still using assignments, for which the compiler generates semaphore reads -- which cause undefined behaviour for uncacheable memory. Note also that the memory barriers in ipi_send() are critical for proper functioning. With all the mapping of uncached memory done by pmap_mapdev(), we can keep track of the translations and wire them in the CPU. This then eliminates the need to reserve a whole region for uncached I/O and it eliminates translation traps for device I/O accesses.
248 lines
6.7 KiB
C
248 lines
6.7 KiB
C
/*-
|
|
* Copyright (c) 2001 Doug Rabson
|
|
* All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
|
|
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
|
* ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
|
|
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
|
|
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
|
|
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
|
|
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
|
|
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
|
|
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
|
|
* SUCH DAMAGE.
|
|
*
|
|
* $FreeBSD$
|
|
*/
|
|
|
|
#include <contrib/dev/acpica/include/acpi.h>
|
|
#include <contrib/dev/acpica/include/actables.h>
|
|
|
|
#include <machine/md_var.h>
|
|
|
|
struct sapic *sapic_create(int, int, u_int64_t);
|
|
|
|
static void
|
|
print_entry(ACPI_SUBTABLE_HEADER *entry)
|
|
{
|
|
|
|
switch (entry->Type) {
|
|
case ACPI_MADT_TYPE_INTERRUPT_OVERRIDE: {
|
|
ACPI_MADT_INTERRUPT_OVERRIDE *iso =
|
|
(ACPI_MADT_INTERRUPT_OVERRIDE *)entry;
|
|
printf("\tInterrupt source override entry\n");
|
|
printf("\t\tBus=%u, Source=%u, Irq=0x%x\n", iso->Bus,
|
|
iso->SourceIrq, iso->GlobalIrq);
|
|
break;
|
|
}
|
|
|
|
case ACPI_MADT_TYPE_IO_APIC:
|
|
printf("\tI/O APIC entry\n");
|
|
break;
|
|
|
|
case ACPI_MADT_TYPE_IO_SAPIC: {
|
|
ACPI_MADT_IO_SAPIC *sapic = (ACPI_MADT_IO_SAPIC *)entry;
|
|
printf("\tI/O SAPIC entry\n");
|
|
printf("\t\tId=0x%x, InterruptBase=0x%x, Address=0x%lx\n",
|
|
sapic->Id, sapic->GlobalIrqBase, sapic->Address);
|
|
break;
|
|
}
|
|
|
|
case ACPI_MADT_TYPE_LOCAL_APIC_NMI:
|
|
printf("\tLocal APIC NMI entry\n");
|
|
break;
|
|
|
|
case ACPI_MADT_TYPE_LOCAL_APIC_OVERRIDE: {
|
|
ACPI_MADT_LOCAL_APIC_OVERRIDE *lapic =
|
|
(ACPI_MADT_LOCAL_APIC_OVERRIDE *)entry;
|
|
printf("\tLocal APIC override entry\n");
|
|
printf("\t\tLocal APIC address=0x%jx\n", lapic->Address);
|
|
break;
|
|
}
|
|
|
|
case ACPI_MADT_TYPE_LOCAL_SAPIC: {
|
|
ACPI_MADT_LOCAL_SAPIC *sapic = (ACPI_MADT_LOCAL_SAPIC *)entry;
|
|
printf("\tLocal SAPIC entry\n");
|
|
printf("\t\tProcessorId=0x%x, Id=0x%x, Eid=0x%x",
|
|
sapic->ProcessorId, sapic->Id, sapic->Eid);
|
|
if (!(sapic->LapicFlags & ACPI_MADT_ENABLED))
|
|
printf(" (disabled)");
|
|
printf("\n");
|
|
break;
|
|
}
|
|
|
|
case ACPI_MADT_TYPE_NMI_SOURCE:
|
|
printf("\tNMI entry\n");
|
|
break;
|
|
|
|
case ACPI_MADT_TYPE_INTERRUPT_SOURCE: {
|
|
ACPI_MADT_INTERRUPT_SOURCE *pis =
|
|
(ACPI_MADT_INTERRUPT_SOURCE *)entry;
|
|
printf("\tPlatform interrupt entry\n");
|
|
printf("\t\tPolarity=%u, TriggerMode=%u, Id=0x%x, "
|
|
"Eid=0x%x, Vector=0x%x, Irq=%d\n",
|
|
pis->IntiFlags & ACPI_MADT_POLARITY_MASK,
|
|
(pis->IntiFlags & ACPI_MADT_TRIGGER_MASK) >> 2,
|
|
pis->Id, pis->Eid, pis->IoSapicVector, pis->GlobalIrq);
|
|
break;
|
|
}
|
|
|
|
case ACPI_MADT_TYPE_LOCAL_APIC:
|
|
printf("\tLocal APIC entry\n");
|
|
break;
|
|
|
|
default:
|
|
printf("\tUnknown type %d entry\n", entry->Type);
|
|
break;
|
|
}
|
|
}
|
|
|
|
void
|
|
ia64_probe_sapics(void)
|
|
{
|
|
ACPI_PHYSICAL_ADDRESS rsdp_ptr;
|
|
ACPI_SUBTABLE_HEADER *entry;
|
|
ACPI_TABLE_MADT *table;
|
|
ACPI_TABLE_RSDP *rsdp;
|
|
ACPI_TABLE_XSDT *xsdt;
|
|
char *end, *p;
|
|
int t, tables;
|
|
|
|
if ((rsdp_ptr = AcpiOsGetRootPointer()) == 0)
|
|
return;
|
|
|
|
rsdp = (ACPI_TABLE_RSDP *)IA64_PHYS_TO_RR7(rsdp_ptr);
|
|
xsdt = (ACPI_TABLE_XSDT *)IA64_PHYS_TO_RR7(rsdp->XsdtPhysicalAddress);
|
|
|
|
tables = (UINT64 *)((char *)xsdt + xsdt->Header.Length) -
|
|
xsdt->TableOffsetEntry;
|
|
|
|
for (t = 0; t < tables; t++) {
|
|
table = (ACPI_TABLE_MADT *)
|
|
IA64_PHYS_TO_RR7(xsdt->TableOffsetEntry[t]);
|
|
|
|
if (bootverbose)
|
|
printf("Table '%c%c%c%c' at %p\n",
|
|
table->Header.Signature[0],
|
|
table->Header.Signature[1],
|
|
table->Header.Signature[2],
|
|
table->Header.Signature[3], table);
|
|
|
|
if (strncmp(table->Header.Signature, ACPI_SIG_MADT,
|
|
ACPI_NAME_SIZE) != 0 ||
|
|
ACPI_FAILURE(AcpiTbChecksum((void *)table,
|
|
table->Header.Length)))
|
|
continue;
|
|
|
|
/* Save the address of the processor interrupt block. */
|
|
if (bootverbose)
|
|
printf("\tLocal APIC address=0x%x\n", table->Address);
|
|
ia64_lapic_addr = table->Address;
|
|
|
|
end = (char *)table + table->Header.Length;
|
|
p = (char *)(table + 1);
|
|
while (p < end) {
|
|
entry = (ACPI_SUBTABLE_HEADER *)p;
|
|
|
|
if (bootverbose)
|
|
print_entry(entry);
|
|
|
|
switch (entry->Type) {
|
|
case ACPI_MADT_TYPE_IO_SAPIC: {
|
|
ACPI_MADT_IO_SAPIC *sapic =
|
|
(ACPI_MADT_IO_SAPIC *)entry;
|
|
sapic_create(sapic->Id, sapic->GlobalIrqBase,
|
|
sapic->Address);
|
|
break;
|
|
}
|
|
|
|
case ACPI_MADT_TYPE_LOCAL_APIC_OVERRIDE: {
|
|
ACPI_MADT_LOCAL_APIC_OVERRIDE *lapic =
|
|
(ACPI_MADT_LOCAL_APIC_OVERRIDE *)entry;
|
|
ia64_lapic_addr = lapic->Address;
|
|
break;
|
|
}
|
|
|
|
#ifdef SMP
|
|
case ACPI_MADT_TYPE_LOCAL_SAPIC: {
|
|
ACPI_MADT_LOCAL_SAPIC *sapic =
|
|
(ACPI_MADT_LOCAL_SAPIC *)entry;
|
|
if (sapic->LapicFlags & ACPI_MADT_ENABLED)
|
|
cpu_mp_add(sapic->ProcessorId,
|
|
sapic->Id, sapic->Eid);
|
|
break;
|
|
}
|
|
#endif
|
|
|
|
default:
|
|
break;
|
|
}
|
|
|
|
p += entry->Length;
|
|
}
|
|
}
|
|
}
|
|
|
|
/*
|
|
* Count the number of local SAPIC entries in the APIC table. Every enabled
|
|
* entry corresponds to a processor.
|
|
*/
|
|
int
|
|
ia64_count_cpus(void)
|
|
{
|
|
ACPI_PHYSICAL_ADDRESS rsdp_ptr;
|
|
ACPI_MADT_LOCAL_SAPIC *entry;
|
|
ACPI_TABLE_MADT *table;
|
|
ACPI_TABLE_RSDP *rsdp;
|
|
ACPI_TABLE_XSDT *xsdt;
|
|
char *end, *p;
|
|
int cpus, t, tables;
|
|
|
|
if ((rsdp_ptr = AcpiOsGetRootPointer()) == 0)
|
|
return (0);
|
|
|
|
rsdp = (ACPI_TABLE_RSDP *)IA64_PHYS_TO_RR7(rsdp_ptr);
|
|
xsdt = (ACPI_TABLE_XSDT *)IA64_PHYS_TO_RR7(rsdp->XsdtPhysicalAddress);
|
|
|
|
tables = (UINT64 *)((char *)xsdt + xsdt->Header.Length) -
|
|
xsdt->TableOffsetEntry;
|
|
|
|
cpus = 0;
|
|
|
|
for (t = 0; t < tables; t++) {
|
|
table = (ACPI_TABLE_MADT *)
|
|
IA64_PHYS_TO_RR7(xsdt->TableOffsetEntry[t]);
|
|
|
|
if (strncmp(table->Header.Signature, ACPI_SIG_MADT,
|
|
ACPI_NAME_SIZE) != 0 ||
|
|
ACPI_FAILURE(AcpiTbChecksum((void *)table,
|
|
table->Header.Length)))
|
|
continue;
|
|
|
|
end = (char *)table + table->Header.Length;
|
|
p = (char *)(table + 1);
|
|
while (p < end) {
|
|
entry = (ACPI_MADT_LOCAL_SAPIC *)p;
|
|
|
|
if (entry->Header.Type == ACPI_MADT_TYPE_LOCAL_SAPIC &&
|
|
(entry->LapicFlags & ACPI_MADT_ENABLED))
|
|
cpus++;
|
|
|
|
p += entry->Header.Length;
|
|
}
|
|
}
|
|
|
|
return (cpus);
|
|
}
|