mirror of
https://git.FreeBSD.org/src.git
synced 2024-12-18 10:35:55 +00:00
66a79ac95d
"options OFW_NEWPCI"). This is a bit overdue, the new sparc64 OFW PCI code which is meant to replace the old one is in place for 10 months and enabled by default in GENERIC for 8 months. FreeBSD 5.2 and 5.2.1 also shipped with the new code enabled by default. - Some minor clean-up, e.g. remove functions that encapsulated the #ifdefs for OFW_NEWPCI, remove unused resp. no longer required includes, etc. Approved by: tmm, no objections on freebsd-sparc64
135 lines
4.3 KiB
C
135 lines
4.3 KiB
C
/*-
|
|
* Copyright (c) 2003 by Thomas Moestl <tmm@FreeBSD.org>
|
|
* All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
|
|
* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
|
|
* OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
|
|
* IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
|
|
* INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
|
|
* (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
|
|
* SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
|
|
* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
|
|
* OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE
|
|
* USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
*
|
|
* $FreeBSD$
|
|
*/
|
|
|
|
#include "opt_ofw_pci.h"
|
|
|
|
#include <sys/param.h>
|
|
#include <sys/systm.h>
|
|
#include <sys/bus.h>
|
|
|
|
#include <dev/ofw/openfirm.h>
|
|
#include <dev/ofw/ofw_pci.h>
|
|
|
|
#include <machine/bus.h>
|
|
#include <machine/ofw_bus.h>
|
|
|
|
#include <dev/pci/pcireg.h>
|
|
#include <dev/pci/pcivar.h>
|
|
#include <dev/pci/pcib_private.h>
|
|
|
|
#include "pcib_if.h"
|
|
|
|
#include <sparc64/pci/ofw_pci.h>
|
|
#include <sparc64/pci/ofw_pcib_subr.h>
|
|
|
|
void
|
|
ofw_pcib_gen_setup(device_t bridge)
|
|
{
|
|
struct ofw_pcib_gen_softc *sc = device_get_softc(bridge);
|
|
u_int secbus;
|
|
|
|
sc->ops_pcib_sc.dev = bridge;
|
|
sc->ops_node = ofw_pci_get_node(bridge);
|
|
KASSERT(sc->ops_node != 0,
|
|
("ofw_pcib_gen_setup: no ofw pci parent bus!"));
|
|
|
|
/*
|
|
* Setup the secondary bus number register, by allocating a new unique
|
|
* bus number for it; the firmware preset does not always seem to be
|
|
* correct.
|
|
*/
|
|
secbus = ofw_pci_alloc_busno(sc->ops_node);
|
|
pci_write_config(bridge, PCIR_PRIBUS_1, pci_get_bus(bridge), 1);
|
|
pci_write_config(bridge, PCIR_SECBUS_1, secbus, 1);
|
|
pci_write_config(bridge, PCIR_SUBBUS_1, secbus, 1);
|
|
sc->ops_pcib_sc.subbus = sc->ops_pcib_sc.secbus = secbus;
|
|
/* Notify parent bridges. */
|
|
OFW_PCI_ADJUST_BUSRANGE(device_get_parent(bridge), secbus);
|
|
|
|
ofw_bus_setup_iinfo(sc->ops_node, &sc->ops_iinfo,
|
|
sizeof(ofw_pci_intr_t));
|
|
}
|
|
|
|
int
|
|
ofw_pcib_gen_route_interrupt(device_t bridge, device_t dev, int intpin)
|
|
{
|
|
struct ofw_pcib_gen_softc *sc = device_get_softc(bridge);
|
|
struct ofw_bus_iinfo *ii = &sc->ops_iinfo;
|
|
struct ofw_pci_register reg;
|
|
device_t pbridge = device_get_parent(device_get_parent(bridge));
|
|
phandle_t node = ofw_pci_get_node(dev);
|
|
ofw_pci_intr_t pintr, mintr;
|
|
u_int8_t maskbuf[sizeof(reg) + sizeof(pintr)];
|
|
|
|
if (ii->opi_imapsz > 0) {
|
|
pintr = intpin;
|
|
if (ofw_bus_lookup_imap(node, ii, ®, sizeof(reg), &pintr,
|
|
sizeof(pintr), &mintr, sizeof(mintr), maskbuf)) {
|
|
/*
|
|
* If we've found a mapping, return it and don't map
|
|
* it again on higher levels - that causes problems
|
|
* in some cases, and never seems to be required.
|
|
*/
|
|
return (mintr);
|
|
}
|
|
} else if (intpin >= 1 && intpin <= 4) {
|
|
/*
|
|
* When an interrupt map is missing, we need to do the
|
|
* standard PCI swizzle and continue mapping at the parent.
|
|
*/
|
|
return (pcib_route_interrupt(bridge, dev, intpin));
|
|
}
|
|
/* Try at the parent. */
|
|
return (PCIB_ROUTE_INTERRUPT(pbridge, bridge, intpin));
|
|
}
|
|
|
|
phandle_t
|
|
ofw_pcib_gen_get_node(device_t bridge, device_t dev)
|
|
{
|
|
struct ofw_pcib_gen_softc *sc = device_get_softc(bridge);
|
|
|
|
return (sc->ops_node);
|
|
}
|
|
|
|
void
|
|
ofw_pcib_gen_adjust_busrange(device_t bridge, u_int subbus)
|
|
{
|
|
struct ofw_pcib_gen_softc *sc = device_get_softc(bridge);
|
|
|
|
if (subbus > sc->ops_pcib_sc.subbus) {
|
|
#ifdef OFW_PCI_DEBUG
|
|
device_printf(bridge,
|
|
"adjusting secondary bus number from %d to %d\n",
|
|
sc->ops_pcib_sc.subbus, subbus);
|
|
#endif
|
|
pci_write_config(bridge, PCIR_SUBBUS_1, subbus, 1);
|
|
sc->ops_pcib_sc.subbus = subbus;
|
|
/* Notify parent bridges. */
|
|
OFW_PCI_ADJUST_BUSRANGE(device_get_parent(bridge), subbus);
|
|
}
|
|
}
|