mirror of
https://git.FreeBSD.org/src.git
synced 2025-01-02 12:20:51 +00:00
c4df93502d
This is untested but should at least allow an AR724X to boot. The current code is lacking the detail needed to expose the PCIe bus. It is also lacking any NIC, PLL or flush/WB code.
166 lines
4.1 KiB
C
166 lines
4.1 KiB
C
/*-
|
|
* Copyright (c) 2010 Adrian Chadd
|
|
* All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
|
|
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
|
* ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
|
|
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
|
|
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
|
|
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
|
|
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
|
|
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
|
|
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
|
|
* SUCH DAMAGE.
|
|
*/
|
|
|
|
#include <sys/cdefs.h>
|
|
__FBSDID("$FreeBSD$");
|
|
|
|
#include <sys/param.h>
|
|
#include <machine/cpuregs.h>
|
|
|
|
#include <mips/sentry5/s5reg.h>
|
|
|
|
#include "opt_ddb.h"
|
|
|
|
#include <sys/param.h>
|
|
#include <sys/conf.h>
|
|
#include <sys/kernel.h>
|
|
#include <sys/systm.h>
|
|
#include <sys/bus.h>
|
|
#include <sys/cons.h>
|
|
#include <sys/kdb.h>
|
|
#include <sys/reboot.h>
|
|
|
|
#include <vm/vm.h>
|
|
#include <vm/vm_page.h>
|
|
|
|
#include <net/ethernet.h>
|
|
|
|
#include <machine/clock.h>
|
|
#include <machine/cpu.h>
|
|
#include <machine/hwfunc.h>
|
|
#include <machine/md_var.h>
|
|
#include <machine/trap.h>
|
|
#include <machine/vmparam.h>
|
|
|
|
#include <mips/atheros/ar71xxreg.h>
|
|
#include <mips/atheros/ar724xreg.h>
|
|
|
|
#include <mips/atheros/ar71xx_cpudef.h>
|
|
#include <mips/atheros/ar724x_chip.h>
|
|
|
|
static void
|
|
ar724x_chip_detect_mem_size(void)
|
|
{
|
|
}
|
|
|
|
static void
|
|
ar724x_chip_detect_sys_frequency(void)
|
|
{
|
|
uint32_t pll;
|
|
uint32_t freq;
|
|
uint32_t div;
|
|
|
|
pll = ATH_READ_REG(AR724X_PLL_REG_CPU_CONFIG);
|
|
|
|
div = ((pll >> AR724X_PLL_DIV_SHIFT) & AR724X_PLL_DIV_MASK);
|
|
freq = div * AR724X_BASE_FREQ;
|
|
|
|
div = ((pll >> AR724X_PLL_REF_DIV_SHIFT) & AR724X_PLL_REF_DIV_MASK);
|
|
freq *= div;
|
|
|
|
u_ar71xx_cpu_freq = freq;
|
|
|
|
div = ((pll >> AR724X_DDR_DIV_SHIFT) & AR724X_DDR_DIV_MASK) + 1;
|
|
u_ar71xx_ddr_freq = freq / div;
|
|
|
|
div = (((pll >> AR724X_AHB_DIV_SHIFT) & AR724X_AHB_DIV_MASK) + 1) * 2;
|
|
u_ar71xx_ahb_freq = u_ar71xx_cpu_freq / div;
|
|
}
|
|
|
|
static void
|
|
ar724x_chip_device_stop(uint32_t mask)
|
|
{
|
|
uint32_t mask_inv, reg;
|
|
|
|
mask_inv = mask & AR724X_RESET_MODULE_USB_OHCI_DLL;
|
|
reg = ATH_READ_REG(AR724X_RESET_REG_RESET_MODULE);
|
|
reg |= mask;
|
|
reg &= ~mask_inv;
|
|
ATH_WRITE_REG(AR724X_RESET_REG_RESET_MODULE, reg);
|
|
}
|
|
|
|
static void
|
|
ar724x_chip_device_start(uint32_t mask)
|
|
{
|
|
uint32_t mask_inv, reg;
|
|
|
|
mask_inv = mask & AR724X_RESET_MODULE_USB_OHCI_DLL;
|
|
reg = ATH_READ_REG(AR724X_RESET_REG_RESET_MODULE);
|
|
reg &= ~mask;
|
|
reg |= mask_inv;
|
|
ATH_WRITE_REG(AR724X_RESET_REG_RESET_MODULE, reg);
|
|
}
|
|
|
|
static int
|
|
ar724x_chip_device_stopped(uint32_t mask)
|
|
{
|
|
uint32_t reg;
|
|
|
|
reg = ATH_READ_REG(AR724X_RESET_REG_RESET_MODULE);
|
|
return ((reg & mask) == mask);
|
|
}
|
|
|
|
static void
|
|
ar724x_chip_set_pll_ge0(int speed)
|
|
{
|
|
}
|
|
|
|
static void
|
|
ar724x_chip_set_pll_ge1(int speed)
|
|
{
|
|
}
|
|
|
|
static void
|
|
ar724x_chip_ddr_flush_ge0(void)
|
|
{
|
|
}
|
|
|
|
static void
|
|
ar724x_chip_ddr_flush_ge1(void)
|
|
{
|
|
}
|
|
|
|
static uint32_t
|
|
ar724x_chip_get_eth_pll(unsigned int mac, int speed)
|
|
{
|
|
return 0;
|
|
}
|
|
|
|
struct ar71xx_cpu_def ar724x_chip_def = {
|
|
&ar724x_chip_detect_mem_size,
|
|
&ar724x_chip_detect_sys_frequency,
|
|
&ar724x_chip_device_stop,
|
|
&ar724x_chip_device_start,
|
|
&ar724x_chip_device_stopped,
|
|
&ar724x_chip_set_pll_ge0,
|
|
&ar724x_chip_set_pll_ge1,
|
|
&ar724x_chip_ddr_flush_ge0,
|
|
&ar724x_chip_ddr_flush_ge1,
|
|
&ar724x_chip_get_eth_pll,
|
|
NULL, /* ar71xx_chip_irq_flush_ip2 */
|
|
NULL /* ar71xx_chip_init_usb_peripheral */
|
|
};
|