mirror of
https://git.FreeBSD.org/src.git
synced 2024-12-18 10:35:55 +00:00
88 lines
3.0 KiB
ArmAsm
88 lines
3.0 KiB
ArmAsm
/*-
|
|
* Copyright (c) 1989, 1990 William F. Jolitz.
|
|
* Copyright (c) 1990 The Regents of the University of California.
|
|
* All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution.
|
|
* 4. Neither the name of the University nor the names of its contributors
|
|
* may be used to endorse or promote products derived from this software
|
|
* without specific prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS'' AND
|
|
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
|
* ARE DISCLAIMED. IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE
|
|
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
|
|
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
|
|
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
|
|
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
|
|
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
|
|
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
|
|
* SUCH DAMAGE.
|
|
*
|
|
* from: vector.s, 386BSD 0.1 unknown origin
|
|
* $FreeBSD$
|
|
*/
|
|
|
|
/*
|
|
* Interrupt entry points for external interrupts triggered by the 8259A
|
|
* master and slave interrupt controllers.
|
|
*/
|
|
|
|
#include <machine/asmacros.h>
|
|
|
|
#include "assym.s"
|
|
|
|
/*
|
|
* Macros for interrupt interrupt entry, call to handler, and exit.
|
|
*/
|
|
#define INTR(irq_num, vec_name) \
|
|
.text ; \
|
|
SUPERALIGN_TEXT ; \
|
|
IDTVEC(vec_name) ; \
|
|
pushl $0 ; /* dummy error code */ \
|
|
pushl $0 ; /* dummy trap type */ \
|
|
pushal ; /* 8 ints */ \
|
|
pushl %ds ; /* save data and extra segments ... */ \
|
|
pushl %es ; \
|
|
pushl %fs ; \
|
|
movl $KDSEL, %eax ; /* reload with kernel's data segment */ \
|
|
movl %eax, %ds ; \
|
|
movl %eax, %es ; \
|
|
movl $KPSEL, %eax ; /* reload with per-CPU data segment */ \
|
|
movl %eax, %fs ; \
|
|
; \
|
|
FAKE_MCOUNT(TF_EIP(%esp)) ; \
|
|
pushl $irq_num; /* pass the IRQ */ \
|
|
call atpic_handle_intr ; \
|
|
addl $4, %esp ; /* discard the parameter */ \
|
|
; \
|
|
MEXITCOUNT ; \
|
|
jmp doreti
|
|
|
|
MCOUNT_LABEL(bintr)
|
|
INTR(0, atpic_intr0)
|
|
INTR(1, atpic_intr1)
|
|
INTR(2, atpic_intr2)
|
|
INTR(3, atpic_intr3)
|
|
INTR(4, atpic_intr4)
|
|
INTR(5, atpic_intr5)
|
|
INTR(6, atpic_intr6)
|
|
INTR(7, atpic_intr7)
|
|
INTR(8, atpic_intr8)
|
|
INTR(9, atpic_intr9)
|
|
INTR(10, atpic_intr10)
|
|
INTR(11, atpic_intr11)
|
|
INTR(12, atpic_intr12)
|
|
INTR(13, atpic_intr13)
|
|
INTR(14, atpic_intr14)
|
|
INTR(15, atpic_intr15)
|
|
MCOUNT_LABEL(eintr)
|