mirror of
https://git.FreeBSD.org/src.git
synced 2025-02-09 02:26:27 +00:00
4c95d46303
For 1000Mb mode to work reliably TX/RX delays need to be configured between the TX/RX clock and the respective signals on the PHY to compensate for differing trace lengths on the PCB. Reviewed by: manu MFC after: 1 week