1
0
mirror of https://git.FreeBSD.org/src.git synced 2024-12-23 11:18:54 +00:00
freebsd/sys/amd64/isa/icu.h
2002-04-06 08:25:05 +00:00

153 lines
4.4 KiB
C

/*-
* Copyright (c) 1990 The Regents of the University of California.
* All rights reserved.
*
* This code is derived from software contributed to Berkeley by
* William Jolitz.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
* 3. All advertising materials mentioning features or use of this software
* must display the following acknowledgement:
* This product includes software developed by the University of
* California, Berkeley and its contributors.
* 4. Neither the name of the University nor the names of its contributors
* may be used to endorse or promote products derived from this software
* without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS'' AND
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
* ARE DISCLAIMED. IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
* SUCH DAMAGE.
*
* from: @(#)icu.h 5.6 (Berkeley) 5/9/91
* $FreeBSD$
*/
/*
* AT/386 Interrupt Control constants
* W. Jolitz 8/89
*/
#ifndef _I386_ISA_ICU_H_
#define _I386_ISA_ICU_H_
#ifndef LOCORE
/*
* Note:
* Most of the SMP equivilants of the icu macros are coded
* elsewhere in an MP-safe fashion.
* In particular note that the 'imen' variable is opaque.
* DO NOT access imen directly, use INTREN()/INTRDIS().
*/
void INTREN(u_int);
void INTRDIS(u_int);
#ifdef APIC_IO
extern unsigned apic_imen; /* APIC interrupt mask enable */
#else
extern unsigned imen; /* interrupt mask enable */
#endif
#endif /* LOCORE */
#ifdef APIC_IO
/*
* Note: The APIC uses different values for IRQxxx.
* Unfortunately many drivers use the 8259 values as indexes
* into tables, etc. The APIC equivilants are kept as APIC_IRQxxx.
* The 8259 versions have to be used in SMP for legacy operation
* of the drivers.
*/
#endif /* APIC_IO */
/*
* Interrupt enable bits - in normal order of priority (which we change)
*/
#ifdef PC98
#define IRQ0 0x0001
#define IRQ1 0x0002
#define IRQ2 0x0004
#define IRQ3 0x0008
#define IRQ4 0x0010
#define IRQ5 0x0020
#define IRQ6 0x0040
#define IRQ7 0x0080
#define IRQ_SLAVE 0x0080
#define IRQ8 0x0100
#define IRQ9 0x0200
#define IRQ10 0x0400
#define IRQ11 0x0800
#define IRQ12 0x1000
#define IRQ13 0x2000
#define IRQ14 0x4000
#define IRQ15 0x8000
#else
#define IRQ0 0x0001 /* highest priority - timer */
#define IRQ1 0x0002
#define IRQ_SLAVE 0x0004
#define IRQ8 0x0100
#define IRQ9 0x0200
#define IRQ2 IRQ9
#define IRQ10 0x0400
#define IRQ11 0x0800
#define IRQ12 0x1000
#define IRQ13 0x2000
#define IRQ14 0x4000
#define IRQ15 0x8000
#define IRQ3 0x0008 /* this is highest after rotation */
#define IRQ4 0x0010
#define IRQ5 0x0020
#define IRQ6 0x0040
#define IRQ7 0x0080 /* lowest - parallel printer */
#endif
/*
* Interrupt Control offset into Interrupt descriptor table (IDT)
*/
#define ICU_OFFSET 32 /* 0-31 are processor exceptions */
#ifdef PC98
#define ICU_IMR_OFFSET 2
#define ICU_SLAVEID 7
#else
#define ICU_IMR_OFFSET 1
#define ICU_SLAVEID 2
#endif
#define ICU_EOI 0x20
#ifdef APIC_IO
/* 32-47: ISA IRQ0-IRQ15, 48-63: IO APIC IRQ16-IRQ31 */
#define ICU_LEN 32
#define HWI_MASK 0xffffffff /* bits for h/w interrupts */
#define NHWI 32
#else
#define ICU_LEN 16 /* 32-47 are ISA interrupts */
#define HWI_MASK 0xffff /* bits for h/w interrupts */
#define NHWI 16
#endif /* APIC_IO */
#define INTRCNT_COUNT (1 + ICU_LEN + 2 * ICU_LEN)
#endif /* !_I386_ISA_ICU_H_ */