mirror of
https://git.FreeBSD.org/src.git
synced 2024-12-19 10:53:58 +00:00
77 lines
3.1 KiB
C
77 lines
3.1 KiB
C
/* $NetBSD: sa11x0_reg.h,v 1.4 2002/07/19 18:26:56 ichiro Exp $ */
|
|
|
|
/*-
|
|
* Copyright (c) 2001 The NetBSD Foundation, Inc. All rights reserved.
|
|
*
|
|
* This code is derived from software contributed to The NetBSD Foundation
|
|
* by IWAMOTO Toshihiro.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS
|
|
* ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
|
|
* TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
|
|
* PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS
|
|
* BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
|
|
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
|
|
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
|
|
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
|
|
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
|
|
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
|
|
* POSSIBILITY OF SUCH DAMAGE.
|
|
*
|
|
* $FreeBSD$
|
|
*
|
|
*/
|
|
|
|
#ifndef _ARM_SA11X0_REG_H_
|
|
#define _ARM_SA11X0_REG_H_
|
|
|
|
/* Physical register base addresses */
|
|
#define SAOST_BASE 0x90000000 /* OS Timer */
|
|
#define SARTC_BASE 0x90010000 /* Real-Time Clock */
|
|
#define SAPMR_BASE 0x90020000 /* Power Manager */
|
|
#define SARCR_BASE 0x90030000 /* Reset Controller */
|
|
#define SAGPIO_BASE 0x90040000 /* GPIO */
|
|
#define SAIPIC_BASE 0x90050000 /* Interrupt Controller */
|
|
#define SAIPIC_SIZE 0x24
|
|
#define SAPPC_BASE 0x90060000 /* Peripheral Pin Controller */
|
|
#define SAUDC_BASE 0x80000000 /* USB Device Controller*/
|
|
#define SACOM1_BASE 0x80010000 /* GPCLK/UART 1 */
|
|
#define SACOM1_SIZE 0x24
|
|
#define SACOM3_HW_BASE 0x80050000 /* UART 3 */
|
|
#define SAMCP_BASE 0x80060000 /* MCP Controller */
|
|
#define SASSP_BASE 0x80070000 /* Synchronous serial port */
|
|
|
|
#define SADMAC_BASE 0xB0000000 /* DMA Controller */
|
|
#define SALCD_BASE 0xB0100000 /* LCD */
|
|
|
|
/* Register base virtual addresses mapped by initarm() */
|
|
#define SACOM1_VBASE 0xd000d000
|
|
|
|
/* Interrupt controller registers */
|
|
#define SAIPIC_NPORTS 9
|
|
#define SAIPIC_IP 0x00 /* IRQ pending register */
|
|
#define SAIPIC_MR 0x04 /* Mask register */
|
|
#define SAIPIC_LR 0x08 /* Level register */
|
|
#define SAIPIC_FP 0x10 /* FIQ pending register */
|
|
#define SAIPIC_PR 0x20 /* Pending register */
|
|
#define SAIPIC_CR 0x0C /* Control register */
|
|
|
|
/* width of interrupt controller */
|
|
#define ICU_LEN 32
|
|
|
|
/* Reset controller registers */
|
|
#define SARCR_RSRR 0x0 /* Software reset register */
|
|
#define SARCR_RCSR 0x4 /* Reset status register */
|
|
#define SARCR_TUCR 0x8 /* Test Unit control reg */
|
|
|
|
#endif /* _ARM_SA11X0_REG_H_ */
|