mirror of
https://git.FreeBSD.org/src.git
synced 2024-11-28 08:02:54 +00:00
0612538e3a
Implement a core clknode driver for the JH7110 (StarFive VisionFive v2) platform. Add clock/reset generator drivers for the PLL, SYS, and AON clock groupings. Co-authored-by: mhorne Reviewed by: mhorne Sponsored by: The FreeBSD Foundation (mhorne's contributions) Differential Revision: https://reviews.freebsd.org/D43037 |
||
---|---|---|
.. | ||
allwinner | ||
rockchip | ||
starfive | ||
xilinx | ||
clk_bus.c | ||
clk_div.c | ||
clk_div.h | ||
clk_fixed.c | ||
clk_fixed.h | ||
clk_gate.c | ||
clk_gate.h | ||
clk_link.c | ||
clk_link.h | ||
clk_mux.c | ||
clk_mux.h | ||
clk.c | ||
clk.h | ||
clkdev_if.m | ||
clknode_if.m |