mirror of
https://git.FreeBSD.org/src.git
synced 2024-12-24 11:29:10 +00:00
fe1c66b9d7
(INTR_FILTER). This includes: o Save a pointer to the sapic structure and IRQ for every vector, so that we can quickly EOI, mask and unmask the interrupt. o Add locking to the sapic code now that we can reprogram a sapic on multiple CPUs at the same time. o Use u_int for the vector and IRQ. We only have 256 vectors, so using a 64-bit type for it is rather excessive. o Properly handle concurrent registration of a handler for the same vector. Since vectors have a corresponding priority, we should not map IRQs to vectors in a linear fashion, but rather pick a vector that has a priority in line with the interrupt type. This is left for later. The vector/IRQ interchange has been untangled as much as possible to make this easier. Approved by: re (blacket)
66 lines
2.4 KiB
C
66 lines
2.4 KiB
C
/*-
|
|
* Copyright (c) 2001 Doug Rabson
|
|
* All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
|
|
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
|
* ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
|
|
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
|
|
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
|
|
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
|
|
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
|
|
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
|
|
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
|
|
* SUCH DAMAGE.
|
|
*
|
|
* $FreeBSD$
|
|
*/
|
|
|
|
#ifndef _MACHINE_SAPICVAR_H_
|
|
#define _MACHINE_SAPICVAR_H_
|
|
|
|
struct sapic {
|
|
struct mtx sa_mtx;
|
|
vm_offset_t sa_registers; /* virtual address of sapic */
|
|
u_int sa_id; /* I/O SAPIC Id */
|
|
u_int sa_base; /* ACPI vector base */
|
|
u_int sa_limit; /* last ACPI vector handled here */
|
|
};
|
|
|
|
#define SAPIC_TRIGGER_EDGE 0
|
|
#define SAPIC_TRIGGER_LEVEL 1
|
|
|
|
#define SAPIC_POLARITY_HIGH 0
|
|
#define SAPIC_POLARITY_LOW 1
|
|
|
|
#define SAPIC_DELMODE_FIXED 0
|
|
#define SAPIC_DELMODE_LOWPRI 1
|
|
#define SAPIC_DELMODE_PMI 2
|
|
#define SAPIC_DELMODE_NMI 4
|
|
#define SAPIC_DELMODE_INIT 5
|
|
#define SAPIC_DELMODE_EXTINT 7
|
|
|
|
int sapic_config_intr(u_int irq, enum intr_trigger, enum intr_polarity);
|
|
struct sapic *sapic_create(u_int id, u_int base, uint64_t address);
|
|
int sapic_enable(struct sapic *sa, u_int irq, u_int vector);
|
|
void sapic_eoi(struct sapic *sa, u_int vector);
|
|
struct sapic *sapic_lookup(u_int irq);
|
|
void sapic_mask(struct sapic *sa, u_int irq);
|
|
void sapic_unmask(struct sapic *sa, u_int irq);
|
|
|
|
#ifdef DDB
|
|
void sapic_print(struct sapic *sa, u_int irq);
|
|
#endif
|
|
|
|
#endif /* ! _MACHINE_SAPICVAR_H_ */
|