mirror of
https://git.FreeBSD.org/src.git
synced 2024-12-22 11:17:19 +00:00
cb18f3f308
This driver works in PIO mode for now, interrupts are available only when FIFO is enabled. The FIFO cannot be used with arbitrary sizes which defeat its general use. At some point we can add DMA transfers where the FIFO can be more useful. Tested on uBMC (microBMC) and BBB. Sponsored by: Rubicon Communications (Netgate)
208 lines
4.7 KiB
C
208 lines
4.7 KiB
C
/*
|
|
* Copyright (c) 2010
|
|
* Ben Gray <ben.r.gray@gmail.com>.
|
|
* All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution.
|
|
* 3. All advertising materials mentioning features or use of this software
|
|
* must display the following acknowledgement:
|
|
* This product includes software developed by Ben Gray.
|
|
* 4. The name of the company nor the name of the author may be used to
|
|
* endorse or promote products derived from this software without specific
|
|
* prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY BEN GRAY ``AS IS'' AND ANY EXPRESS OR
|
|
* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
|
|
* OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
|
|
* IN NO EVENT SHALL BEN GRAY BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
|
|
* PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
|
|
* OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
|
|
* WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
|
|
* OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF
|
|
* ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
*
|
|
* $FreeBSD$
|
|
*/
|
|
|
|
|
|
/*
|
|
* Texas Instruments - OMAP3xxx series processors
|
|
*
|
|
* Reference:
|
|
* OMAP35x Applications Processor
|
|
* Technical Reference Manual
|
|
* (omap35xx_techref.pdf)
|
|
*/
|
|
#ifndef _TI_PRCM_H_
|
|
#define _TI_PRCM_H_
|
|
|
|
typedef enum {
|
|
|
|
INVALID_CLK_IDENT = 0,
|
|
|
|
/* System clocks, typically you can only call ti_prcm_clk_get_source_freq()
|
|
* on these clocks as they are enabled by default.
|
|
*/
|
|
SYS_CLK = 1,
|
|
|
|
/* The MPU (ARM) core clock */
|
|
MPU_CLK = 20,
|
|
|
|
/* MMC modules */
|
|
MMC1_CLK = 100,
|
|
MMC2_CLK,
|
|
MMC3_CLK,
|
|
MMC4_CLK,
|
|
MMC5_CLK,
|
|
MMC6_CLK,
|
|
|
|
/* I2C modules */
|
|
I2C1_CLK = 200,
|
|
I2C2_CLK,
|
|
I2C3_CLK,
|
|
I2C4_CLK,
|
|
I2C5_CLK,
|
|
|
|
/* USB module(s) */
|
|
USBTLL_CLK = 300,
|
|
USBHSHOST_CLK,
|
|
USBFSHOST_CLK,
|
|
USBP1_PHY_CLK,
|
|
USBP2_PHY_CLK,
|
|
USBP1_UTMI_CLK,
|
|
USBP2_UTMI_CLK,
|
|
USBP1_HSIC_CLK,
|
|
USBP2_HSIC_CLK,
|
|
|
|
/* UART modules */
|
|
UART1_CLK = 400,
|
|
UART2_CLK,
|
|
UART3_CLK,
|
|
UART4_CLK,
|
|
UART5_CLK,
|
|
UART6_CLK,
|
|
UART7_CLK,
|
|
UART8_CLK,
|
|
UART9_CLK,
|
|
|
|
/* General purpose timer modules */
|
|
TIMER1_CLK = 500,
|
|
TIMER2_CLK,
|
|
TIMER3_CLK,
|
|
TIMER4_CLK,
|
|
TIMER5_CLK,
|
|
TIMER6_CLK,
|
|
TIMER7_CLK,
|
|
TIMER8_CLK,
|
|
TIMER9_CLK,
|
|
TIMER10_CLK,
|
|
TIMER11_CLK,
|
|
TIMER12_CLK,
|
|
|
|
/* McBSP module(s) */
|
|
MCBSP1_CLK = 600,
|
|
MCBSP2_CLK,
|
|
MCBSP3_CLK,
|
|
MCBSP4_CLK,
|
|
MCBSP5_CLK,
|
|
|
|
/* General purpose I/O modules */
|
|
GPIO1_CLK = 700,
|
|
GPIO2_CLK,
|
|
GPIO3_CLK,
|
|
GPIO4_CLK,
|
|
GPIO5_CLK,
|
|
GPIO6_CLK,
|
|
GPIO7_CLK,
|
|
|
|
/* sDMA module */
|
|
SDMA_CLK = 800,
|
|
|
|
/* CPSW modules */
|
|
CPSW_CLK = 1000,
|
|
|
|
/* Mentor USB modules */
|
|
MUSB0_CLK = 1100,
|
|
|
|
/* EDMA module */
|
|
EDMA_TPCC_CLK = 1200,
|
|
EDMA_TPTC0_CLK,
|
|
EDMA_TPTC1_CLK,
|
|
EDMA_TPTC2_CLK,
|
|
|
|
/* LCD controller module */
|
|
LCDC_CLK = 1300,
|
|
|
|
/* PWM modules */
|
|
PWMSS0_CLK = 1400,
|
|
PWMSS1_CLK,
|
|
PWMSS2_CLK,
|
|
|
|
/* Mailbox modules */
|
|
MAILBOX0_CLK = 1500,
|
|
|
|
/* Spinlock modules */
|
|
SPINLOCK0_CLK = 1600,
|
|
|
|
PRUSS_CLK = 1700,
|
|
|
|
TSC_ADC_CLK = 1800,
|
|
|
|
/* RTC module */
|
|
RTC_CLK = 1900,
|
|
|
|
/* McSPI */
|
|
SPI0_CLK = 2000,
|
|
SPI1_CLK,
|
|
} clk_ident_t;
|
|
|
|
/*
|
|
*
|
|
*/
|
|
typedef enum {
|
|
SYSCLK_CLK, /* System clock */
|
|
EXT_CLK,
|
|
|
|
F32KHZ_CLK, /* 32KHz clock */
|
|
F48MHZ_CLK, /* 48MHz clock */
|
|
F64MHZ_CLK, /* 64MHz clock */
|
|
F96MHZ_CLK, /* 96MHz clock */
|
|
|
|
} clk_src_t;
|
|
|
|
struct ti_clock_dev {
|
|
/* The profile of the timer */
|
|
clk_ident_t id;
|
|
|
|
/* A bunch of callbacks associated with the clock device */
|
|
int (*clk_activate)(struct ti_clock_dev *clkdev);
|
|
int (*clk_deactivate)(struct ti_clock_dev *clkdev);
|
|
int (*clk_set_source)(struct ti_clock_dev *clkdev,
|
|
clk_src_t clksrc);
|
|
int (*clk_accessible)(struct ti_clock_dev *clkdev);
|
|
int (*clk_set_source_freq)(struct ti_clock_dev *clkdev,
|
|
unsigned int freq);
|
|
int (*clk_get_source_freq)(struct ti_clock_dev *clkdev,
|
|
unsigned int *freq);
|
|
};
|
|
|
|
int ti_prcm_clk_valid(clk_ident_t clk);
|
|
int ti_prcm_clk_enable(clk_ident_t clk);
|
|
int ti_prcm_clk_disable(clk_ident_t clk);
|
|
int ti_prcm_clk_accessible(clk_ident_t clk);
|
|
int ti_prcm_clk_disable_autoidle(clk_ident_t clk);
|
|
int ti_prcm_clk_set_source(clk_ident_t clk, clk_src_t clksrc);
|
|
int ti_prcm_clk_set_source_freq(clk_ident_t clk, unsigned int freq);
|
|
int ti_prcm_clk_get_source_freq(clk_ident_t clk, unsigned int *freq);
|
|
void ti_prcm_reset(void);
|
|
|
|
#endif /* _TI_PRCM_H_ */
|