1
0
mirror of https://git.FreeBSD.org/src.git synced 2024-12-18 10:35:55 +00:00
freebsd/sys/arm/xscale/ixp425
Sam Leffler ea158edaa6 Now that we have UARTs running with fast interrupt handlers the ata
driver's i/o ops must be locked to avoid chaos.  Extend the cambria
bus tag to support ata and add a spin lock.  The ata driver is
hacked to use that instead of it's builtin hack for ixp425.  Once
the ata driver is fixed to not be confused about byte order we can
generalize the cambria bus tag code and make it generally useful.

While here take advantage of our being ixp435-specific to remove
delays when switching between byte+word accesses and to eliminate
the 2us delay for the uarts (the spin lock overhead looks to do
this for us).
2009-06-23 19:29:23 +00:00
..
avila_ata.c Now that we have UARTs running with fast interrupt handlers the ata 2009-06-23 19:29:23 +00:00
avila_led.c
avila_machdep.c map the optional GPS and RS485 uart's on the Gateworks Cambria board 2009-06-22 20:41:02 +00:00
cambria_exp_space.c Now that we have UARTs running with fast interrupt handlers the ata 2009-06-23 19:29:23 +00:00
cambria_fled.c
cambria_led.c
files.avila o add a bus space tag that forces a 2usec delay between r/w ops; this is 2009-06-22 22:54:13 +00:00
files.ixp425
if_npe.c o correct default miibase for NPE-B and NPE-C; these values are 2009-06-17 02:53:05 +00:00
if_npereg.h
ixdp425_pci.c
ixdp425reg.h
ixp425_a4x_io.S
ixp425_a4x_space.c
ixp425_iic.c
ixp425_intr.h
ixp425_mem.c
ixp425_npe.c Add workaround to get IXP435 NPE-A working: reseting NPE-A after NPE-C 2009-06-17 17:57:52 +00:00
ixp425_npereg.h remove IAL vestige for defining the max data/instruction memory size; 2009-06-17 02:55:53 +00:00
ixp425_npevar.h
ixp425_pci_asm.S
ixp425_pci_space.c
ixp425_pci.c
ixp425_qmgr.c
ixp425_qmgr.h
ixp425_space.c
ixp425_timer.c
ixp425_wdog.c
ixp425.c use consistent style 2009-06-23 19:05:02 +00:00
ixp425reg.h map the optional GPS and RS485 uart's on the Gateworks Cambria board 2009-06-22 20:41:02 +00:00
ixp425var.h o add a bus space tag that forces a 2usec delay between r/w ops; this is 2009-06-22 22:54:13 +00:00
std.avila
std.ixp425
std.ixp435
uart_bus_ixp425.c o remove hack to write UUE+RTOIE in the uart's IER; force them with hints 2009-06-22 22:46:37 +00:00
uart_cpu_ixp425.c