mirror of
https://git.FreeBSD.org/src.git
synced 2025-01-11 14:10:34 +00:00
bd9bede57a
It seems that RTL8168D and RTL8102EL requires additional settle time to complete RL_PHYAR register write. Accessing RL_PHYAR register right after the write causes errors for subsequent PHY register accesses. Tested by: george at luckytele dot com, Steve Wills < STEVE at stevenwills dot com > |
||
---|---|---|
.. | ||
if_re.c |