1
0
mirror of https://git.FreeBSD.org/ports.git synced 2025-01-27 10:03:20 +00:00
Commit Graph

10 Commits

Author SHA1 Message Date
Stanislav Sedov
a729a40580 - Update to 0.9.1. 2009-06-09 12:58:04 +00:00
Stanislav Sedov
cd5a5fec32 - Update to 0.8.7. 2009-01-23 22:04:50 +00:00
Stanislav Sedov
dc494c17e3 - Update to 0.8.2
- Fix compiling with gcc 4.1
- Change my email

Approved by:	sem (mentor)
2006-10-03 13:34:22 +00:00
Tilman Keskinoz
b84151b7e4 Update to 0.8
PR:		72949
Submitted by:	Joachim Strombergson <watchman@ludd.ltu.se>
2004-11-05 13:16:52 +00:00
Mark Linimon
4805bf3d84 Update to 20031202 snapshot. Summary of changes listed on
ftp://icarus.com/pub/eda/verilog/snapshots/verilog-20031202.txt:

Combination 64bit/32bit runtime support now works fully on AMD64
systems; wait on lists of named events now works; there is no
longer a common iverilog.conf, instead there are target specific
foo.conf files with a new and cleaner format; 64bit values are more
portably handled; several synthesis bugs related to the control inputs
of flip-flops have been fixed.

Committer is marking this BROKEN on 4.x while we investigate install
problems.  It works on 5.x only for now.

PR:		ports/60162
Submitted by:	Joachim Strombergson <watchman@ludd.luth.se> (maintainer)
2003-12-17 16:02:50 +00:00
Mark Linimon
09752ef262 Maintainer Update to latest snapshot. Changes: add AMD64 support
(experimental); time 0 race resolution; identation cleanup; manpage
update.
PR: ports/58320
2003-10-27 10:02:34 +00:00
Will Andrews
e388d96ffa Fix this port and remove BROKEN. 2003-05-16 18:18:38 +00:00
Michael C . Wu
01c6cdf8b1 Update to iverilog 0.7
Submitted by:	 Joachim Str?mbergson <watchman@ludd.luth.se>
2003-01-31 17:49:45 +00:00
Kris Kennaway
e05ef340d7 Add missing files 2002-09-19 03:04:23 +00:00
Ying-Chieh Liao
7bf8e1d6ec add iverilog, a Verilog simulation and synthesis tool 2001-02-13 11:02:15 +00:00