1
0
mirror of https://git.FreeBSD.org/ports.git synced 2024-12-25 04:43:33 +00:00
freebsd-ports/cad/iverilog/Makefile

25 lines
497 B
Makefile

# ex:ts=8
# New ports collection makefile for: iverilog
# Date created: Feb 13, 2001
# Whom: Ying-Chieh Liao <ijliao@FreeBSD.org>
#
# $FreeBSD$
#
PORTNAME= iverilog
PORTVERSION= 0.7
CATEGORIES= cad
MASTER_SITES= ftp://icarus.com/pub/eda/verilog/v${PORTVERSION}/
DISTNAME= verilog-${PORTVERSION}
MAINTAINER= watchman@ludd.luth.se
COMMENT= A Verilog simulation and synthesis tool
USE_BISON= yes
USE_GMAKE= yes
GNU_CONFIGURE= yes
MAN1= iverilog-vpi.1 iverilog.1 vvp.1
.include <bsd.port.mk>