mirror of
https://git.FreeBSD.org/ports.git
synced 2024-12-04 01:48:54 +00:00
74f0872c5b
A project organizer for VHDL and Verilog RTL hardware designs
2 lines
50 B
Plaintext
2 lines
50 B
Plaintext
MD5 (cv.pl.gz) = 1b740c4eb63f8e23b233c429f60b56e7
|