mirror of
https://git.FreeBSD.org/ports.git
synced 2025-01-26 09:46:09 +00:00
74f0872c5b
A project organizer for VHDL and Verilog RTL hardware designs
2 lines
7 B
Plaintext
2 lines
7 B
Plaintext
bin/cv
|