mirror/freebsd-ports
1
0
Fork 0
mirror of https://git.FreeBSD.org/ports.git synced 2024-10-25 21:07:40 +00:00
Code Issues Releases Activity
bc5bf9ebb7
freebsd-ports/cad/iverilog/distinfo
Ying-Chieh Liao 7bf8e1d6ec add iverilog, a Verilog simulation and synthesis tool
2001-02-13 11:02:15 +00:00

2 lines
60 B
Plaintext
Raw Blame History

MD5 (verilog-0.4.tar.gz) = d2b0c7c1480ffb2ad1b440bded97e419
Reference in New Issue View Git Blame Copy Permalink